# **CY8A53D**

## 12 I/O 8-bit EPROM-Based MCU

Version 1.5

Jul. 20, 2018

1

## **Revision History**

Version	Date	Description	Modified Page
1.0	2016/08/24	Formal release.	-
1.1	2016/11/15	<ol> <li>Add the description to Pin Description.</li> <li>Modify Table 16 Configuration Words.</li> </ol>	11 68
1.2	2017/05/23	Modify "Input Voltage Level" options in Configuration Words.	68
1.3	2017/11/15	Modify Table 14 Summary of /TO & /PD Value and its Associated Event.	50
1.4	2018/04/17	<ol> <li>Modify the pin description of PB3.</li> <li>Update the DC Characteristics table.</li> </ol>	11 69
1.5	2018/07/20	<ol> <li>Modify Figure 2 Program Memory Address Mapping.</li> <li>2. Update RLR instruction description.</li> </ol>	12 64

## Table of Contents

1.	1000	_	••••••••••••••••••••••••••••••••••••••
1.	Ger	neral D	escription 8
	1.1	Feature	es8
	1.2	Block [	Diagram ······ 10
	1.3	Pin As	signment ······ 10
	1.4	Pin De	scription······11
•	Mar		
2.		-	rganization 12
		•	m Memory······ 12
	2.2	Data N	13 Iemory
3.	Fun	ction I	Description ······ 16
	3.1	R-page	e Special Function Register ······ 16
		3.1.1	INDF (Indirect Addressing Register)····· 16
		3.1.2	TMR0 (Timer0 Register)
		3.1.3	PCL (Low Byte of PC[9:0])
		3.1.4	STATUS (Status Register)
		3.1.5	FSR (Register File Selection Register)
		3.1.6	PortA (PortA Data Register)
		3.1.7	PortB (PortB Data Register)
		3.1.8	PCON (Power Control Register) 18
		3.1.9	BWUCON (PortB Wake-up Control Register) 19
		3.1.10	PCHBUF (High Byte of PC) 19
		3.1.11	ABPLCON (PortA/PortB Pull-Low Resistor Control Register)
		3.1.12	BPHCON (PortB Pull-High Resistor Control Register)
		3.1.13	INTE (Interrupt Enable Register)
			INTF (Interrupt Flag Register)
	3.2	T0MD	Register 21
	3.3	F-page	22 Special Function Register
		3.3.1	IOSTA (PortA I/O Control Register)22
		3.3.2	IOSTB (PortB I/O Control Register)23
		3.3.3	PS0CV (Prescaler0 Counter Value Register)

## CY8A53D

	3.3.4	BODCON (PortB Open-Drain Control Register)23
	3.3.5	PCON1 (Power Control Register1)
3.4	S-page	e Special Function Register ······ 24
	3.4.1	TMR1 (Timer1 Register)
	3.4.2	T1CR1 (Timer1 Control Register1)24
	3.4.3	T1CR2 (Timer1 Control Register2)
	3.4.4	PWM1DUTY (PWM1 Duty Register)26
	3.4.5	PS1CV (Prescaler1 Counter Value Register) 26
	3.4.6	BZ1CR (Buzzer1 Control Register) 26
	3.4.7	IRCR (IR Control Register)27
	3.4.8	TBHP (Table Access High Byte Address Pointer Register)28
	3.4.9	TBHD (Table Access High Byte Data Register)28
	3.4.10	OSCCR (Oscillation Control Register)
3.5	I/O Po	rt ····· 29
	3.5.1	Block Diagram of IO Pins
3.6	Timer	) 38
3.7	Timer1	/PWM1/Buzzer1
3.8	IR Car	rier 41
3.9	Watch	-Dog Timer (WDT)
		pt······ 43
0.10		Timer0 Overflow Interrupt ······ 43
	3.10.1	Timer0 Overriow Interrupt
	3.10.2	WDT Timeout Interrupt···································
	3.10.3	
		PB Input Change Interrupt
0.1.		tion Configuration ····································
		-
3.12	2 Operat	ting Mode ······ 46
	3.12.1	Normal Mode 48
	3.12.2	
	3.12.3	Standby Mode
	3.12.4	Halt Mode
	3.12.5	Wake-up Stable Time
	3.12.6	Summary of Operating Mode
		Process 50

## CY8A53D

4.	Inst	truction	n Set 52
5.	Cor	nfigurat	ion Words
6.	Elec	ctrical (	Characteristics ······ 69
	6.1	Absolut	te Maximum Rating
	6.2	DC Cha	aracteristics ······ 69
	6.3	Charac	teristic Graph ······ 71
		6.3.1	Frequency vs. V <sub>DD</sub> of I_HRC······71
		6.3.2	Frequency vs. Temperature of I_HRC
		6.3.3	Frequency vs. V <sub>DD</sub> of I_LRC
		6.3.4	Frequency vs. Temperature of I_LRC
	6.4	Recom	mended Operating Voltage 72
	6.5	LVR vs	. Temperature ······ 73
7.	Die	Pad Di	agram 73
8.	Pac	kage D	imension ······ 74
	8.1	8-Pin P	lastic SOP (150 mil) ······ 74
	8.2	14-Pin	Plastic SOP (150 mil)······ 74
	8.3	14-Pin	Plastic DIP (300 mil) ······ 75
9.	Ord	lering lı	nformation ······ 75

#### 1. 概述

CY8A53D是以EPROM作為記憶體的 8 位元微控制器,專為多IO產品的應用而設計,例如遙控器、風扇/燈光控制或是 遊樂器周邊等等。採用CMOS製程並同時提供客戶低成本、高性能等顯著優勢。CY8A53D核心建立在RISC精簡指 令集 架構可以很容易地做編輯和控制,共有 55 條指令。除了少數指令需要 2 個時序,大多數指令都是 1 個時序即能完成, 可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種中低記憶容量但又複雜的應用。

在I/O的資源方面,CY8A53D有12根彈性的雙向I/O腳,每個I/O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個 I/O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極(Open-Drain) 輸出。此外針對紅外線搖控的產品方面, CY8A53D內建了可選擇頻率的紅外載波發射口。

CY8A53D有兩組計時器,可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。另外CY8A53D提供1組8位元解析度的PWM輸出或者蜂鳴器輸出,可用來驅動馬達、LED、或蜂鳴器等等。

CY8A53D採用雙時鐘機制,高速振盪或者低速振盪都可以分別選擇內部RC振盪或外部Crystal輸入。在雙時鐘機制下, CY8A53D可選擇多種工作模式如正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與睡眠模式 (Halt mode)可節省電力消耗延長電池壽命。並且微控制器在使用內部RC高速振盪時,低速振盪可以同時使用外部精準 的Crystal計時。可以維持高速處理同時又能精準計算真實時間。

在省電的模式下如待機模式(Standby mode)與睡眠模式(Halt mode)中,有多種事件可以觸發中斷喚醒CY8A53D進入正常操作模式(Normal)或慢速模式(Slow mode)來處理突發事件。

#### 1.1 功能

- ① 寛廣的工作電壓:(指令週期為4個CPU clock,亦即4T模式) 2.0V ~ 5.5V @系統頻率≦8MHz。 2.2V ~ 5.5V @系統頻率>8MHz。
- 寬廣的工作温度:-40℃~85℃。
- 1Kx14 bits EPROM •
- 64 bytes SRAM •
- 12 根可分別單獨控制輸入輸出方向的I/O腳(GPIO)、PA[3:0]、PB[7:0]。
- PA[3:0]及PB[3:0]可選擇輸入時使用內建下拉電阻。
- PB[7:4]及PB[2:0]可選擇上拉電阻或開漏極輸出(Open-Drain)。
- PB[3]可選擇當作輸入或開漏極輸出(Open-Drain)。
- 8 層程式堆棧(Stack)。
- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器(Timer0)包含可程式化的頻率預除線路。
- 一組 8 位元下數計時器(Timer1)可選重複載入或連續下數計時。
- 一個8位元的脈衝寬度調變輸出(PWM1)。

- 一個蜂鳴器輸出(BZ1)。
- 38/57KHz紅外線載波頻率可供選擇,同時載波之極性也可以根據數據作選擇。
- 紅外線載波發射口。
- 內建上電復位電路(POR)。
- 內建低壓復位功能(LVR)。
- 內建看門狗計時(WDT),可由程式韌體控制開關。
- 雙時鐘機制,系統可以隨時切換高速振盪或者低速振盪。
  - 高速振盪: E\_HXT (超過 6MHz外部高速石英振盪)
     E\_XT (455K~6MHz 外部石英振盪)
    - I\_HRC (1~20MHz內部高速RC振盪)
  - 低速振盪: E\_LXT (32KHz外部低速石英振盪)
     I\_LRC (內部 32KHz低速RC振盪)
- 四種工作模式可隨系統需求調整電流消耗:正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與 睡眠模式(Halt mode)。
- 五種硬體中斷:
  - Timer0 溢位中斷。
  - Timer1 借位中斷。
  - WDT 中斷。
  - PB 輸入狀態改變中斷。
  - 外部中斷輸入。
- CY8A53D在待機模式(Standby mode)下的五種喚醒中斷:
  - Timer0 溢位中斷。
  - Timer1 借位中斷。
  - WDT 中斷。
  - PB 輸入狀態改變中斷。
  - 外部中斷輸入。
- CY8A53D在睡眠模式(Halt mode)下的三種喚醒中斷:
  - WDT 中斷。
  - PB 輸入狀態改變中斷。
  - 外部中斷輸入。

## 1. General Description

CY8A53D is an EPROM based 8-bit MCU tailored for I/O based applications like remote controllers, fan/light controller, game controllers, toy and various controllers.CY8A53D adopts advanced CMOS technology to provide customers remarkable solution with low cost and high performance. RISC architecture is applied to CY8A53D and it provides 55 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, CY8A53D is very suitable for those applications that are sophisticated but compact program size is required.

As CY8A53D address I/O type applications, it can provide 12 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and opendrain output type through programming. Moreover, CY8A53D has built-in infrared (IR) carrier generator with selectable IR carrier frequency and polarity for applications which demand remote control feature.

CY8A53D also provides 2 sets of timers which can be used as regular timer based on system oscillation or event counter with external trigger clock. Moreover, CY8A53D provides 1 set of 8-bit resolution Pulse Width Modulation (PWM) output and buzzer output in order to drive motor/LED and buzzer.

CY8A53D employs dual-clock oscillation mechanism, either high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator or external crystal oscillator. Moreover, based on dual-clock mechanism, CY8A53D provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life. Moreover, it is possible to use internal high-frequency oscillator as CPU operating clock source and external 32KHz crystal oscillator as timer clock input, so as to accurate count real time and maintain CPU working power.

While CY8A53D operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wakeup CY8A53D to enter Normal mode and Slow mode in order to process urgent events.

### 1.1 Features

- Wide operating voltage range: (@ 4 CPU clock per instruction, i.e. 4T mode)
   2.0V ~ 5.5V @system clock ≤ 8MHz.
   2.2V ~ 5.5V @system clock > 8MHz.
- Wide operating temperature:  $-40^{\circ}$ C ~  $85^{\circ}$ C.
  - 1K x 14 bits EPROM.
  - 64 bytes SRAM.
  - 12 general purpose I/O pins (GPIO), PA[3:0], PB[7:0], with independent direction control.
  - PA[3:0] and PB[3:0] have features of Pull-Low resistor for input pin.
  - PB[7:4] and PB[2:0] have features of Pull-High resistor, and open-drain output.
  - PB[3] have feature of input or open-drain output.

- 8-level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-count timer (Timer0) with programmable prescaler.
- One 8-bit reload or continuous down-count timers (Timer1).
- One 8-bit resolution PWM (PWM1) output.
- One buzzer (BZ1) output.
- Selectable 38/57KHz IR carrier frequency and high/low polarity according to data value.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
  - High oscillation: E\_HXT (External High Crystal Oscillator, above 6MHz)


E\_XT (External Crystal Oscillator, 455K~6MHz)

- I\_HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
- Low oscillation: E\_LXT (External Low Crystal Oscillator, about 32KHz)

I\_LRC (Internal 32KHz oscillator)

- Four kinds of operation mode to reduce system power consumption:
  - Normal mode, Slow mode, Standby mode and Halt mode.
- Five hardware interrupt events:
  - Timer0 overflow interrupt.
  - Timer1 underflow interrupt.
  - WDT timeout interrupt.
  - PB input change interrupt.
  - External interrupt.
- Five interrupt events to wake-up CY8A53D from Standby mode:
  - Timer0 overflow interrupt.
  - Timer1 underflow interrupt.
  - WDT timeout interrupt.
  - PB input change interrupt.
  - External interrupt.
- Three interrupt events to wake-up CY8A53D from Halt mode:
  - WDT timeout interrupt.
  - PB input change interrupt.
  - External interrupt.

## 1.2 Block Diagram



### 1.3 Pin Assignment

CY8A53D provides three kinds of package type which are SOP14, DIP14 and SOP8.




Figure 1 Package pin assignment

## 1.4 Pin Description

Pin Name	I/O	Description					
PA0 ~ PA3	I/O	Bidirectional I/O pins.					
PB0/ INT/ SDI	I/O	PB0 is a bidirectional I/O pin. PB0 is input pin of external interrupt when EIS=1 & INTIE=1. PB0 can be programming pad SDI.					
PB1/ IR/ SDO	I/O	PB1 is a bidirectional I/O pin. If IR mode is enabled, this pin is IR carrier output. PB1 can be programming pad SDO.					
PB2/ EX_CKI/ PWM1/ BZ1/ SCK	I/O	<ul> <li>PB2 is a bidirectional I/O pin.</li> <li>It also can be timer clock source EX_CKI.</li> <li>PB2 can be programming pad SCK.</li> <li>PB2 is output of PWM signal by configuration words.</li> <li>PB2 is output of Buzzer signal by configuration words.</li> <li>PWM has higher priority over Buzzer functions.</li> </ul>					
PB3/ RSTb/ VPP	I/O	PB3 is an input pin or open-drain output pin. It can be reset pin RSTb. If RSTb pin is low, it will reset CY8A53D. If this pin is more than 7.75V, it also can make CY8A53D enter EPROM programming mode.					
PB4/ Xout	I/O	PB4 is a bidirectional I/O pin if I_HRC and I_LRC are adopted. PB4 also can be output of instruction clock. PB4 is output of external crystal if E_HXT, E_XT or E_LXT is adopted.					
PB5/ Xin	I/O	PB5 is a bidirectional I/O pin if I_HRC and I_LRC are adopted. PB5 is input of external crystal if E_HXT, E_XT or E_LXT is adopted.					
PB6/ PWM1	I/O	PB6 is a bidirectional I/O pin. PB6 is output of PWM signal by configuration words.					
PB7/ BZ1	I/O	PB7 is a bidirectional I/O pin. PB7 is output of Buzzer signal by configuration words.					
VDD	-	Positive power supply.					
VSS	-	Ground.					

## 2. Memory Organization

CY8A53D memory is divided into two categories: one is program memory and the other is data memory.

#### 2.1 Program Memory

The program memory space of CY8A53D is 1K words. Therefore, the Program Counter (PC) is 10-bit wide in order to address any location of program memory.


Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at 0x000. Software interrupt vector is located at 0x001. Internal and external hardware interrupt vector is located at 0x008.


CY8A53D provides instruction CALL, GOTOA, CALLA to address 256 location of program space. CY8A53D provides instruction GOTO to address 512 location of program space. CY8A53D also provides instructions LCALL and LGOTO to address any location of program space.

When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and load to PC.

CY8A53D program ROM address 0x3FE~0x3FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.

CY8A53D program ROM address 0x00E~0x00F are preset rolling code can be released and used as normal program space.





## 2.2 Data Memory

According to instructions used to access data memory, the data memory can be divided into three kinds of categories: one is R-page Special-function Register (SFR) + General Purpose Register (GPR), another is F-page SFR and the other is S-page SFR. GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). FSR[7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

R-page register can be divided into addressing mode: direct addressing mode and indirect addressing mode.

The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by FSR[7:6] and the location selection is from FSR[5:0].




Figure 3 Indirect Addressing Mode of Data Memory Access

The direct addressing mode of data memory access is described below. The bank selection is determined by FSR[7:6] and the location selection is from instruction op-code[5:0] immediately.




Figure 4 Direct Addressing Mode of Data Memory Access

R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupies address from 0x0 to 0xF of Bank 0. However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0. The GPR physically occupy address from 0x10 to 0x3F of Bank 0 and 0x10 to 0x1F of Bank 1. Other banks in address from 0x10 to 0x3F are mapped back as the Table 1 shows.

FSR[7:6]	00 (Darah 0)	01 (Parala 1)	10 (Damla 0)	11 (Darsh 2)						
Address	(Bank 0)	(Bank 1)	(Bank 2)	(Bank 3)						
0x0	INDF									
0x1	TMR0									
0x2	PCL									
0x3	STATUS									
0x4	FSR									
0x5	PORTA									
0x6	PORTB									
0x7	-									
0x8	PCON	The same mapping as Bank 0								
0x9	BWUCON									
0xA	PCHBUF									
0xB	ABPLCON									
0xC	BPHCON									
0xD	-									
0xE	INTE									
0xF	INTF									
0x10 ~ 0x1F	General Purpose Register	General Purpose Register	Mapped to bank0	Mapped to bank1						
0x20 ~ 0x3F	General Purpose Register	Mapped to bank0								

The CY8A53D register name and address mapping of R-page SFR are described in the following table.

Table 1 R-page SFR Address Mapping

F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. FSR[7:6] bank select bits are ignored while F-page and S-page register is accessed. The register name and address mapping of F-page and S-page are depicted in the following table.

SFR Category Address	F-page SFR	S-page SFR
0x0	-	TMR1
0x1	-	T1CR1
0x2	-	T1CR2
0x3	-	PWM1DUTY
0x4	-	PS1CV
0x5	IOSTA	BZ1CR
0x6	IOSTB	IRCR
0x7	-	TBHP
0x8	-	TBHD
0x9	-	-
0xA	PS0CV	-
0xB	-	-
0xC	BODCON	-
0xD	-	-
0xE	-	-
0xF	PCON1	OSCCR

Table 2 F-page and S-page SFR Address Mapping

## 3. Function Description

This chapter will describe the detailed operations of CY8A53D.

## 3.1 R-page Special Function Register

#### 3.1.1 INDF (Indirect Addressing Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INDF	R	0x0	INDF[7:0]							
	R/W Property	/	R/W							
	Initial Value		ххххххх							

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

#### 3.1.2 TMR0 (Timer0 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR0	R	0x1	TMR0[7:0]							
	R/W Property		R/W							
	Initial Value			xxxxxxx						

When read the register TMR0, it actually read the current running value of Timer0.

Write the register TMR0 will change the current value of Timer0.

Timer0 clock source can be from instruction clock F<sub>INST</sub>, or from external pin EX\_CKI, or from Low Oscillator Frequency according to T0MD and configuration word setting.

### 3.1.3 PCL (Low Byte of PC[9:0])

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCL	R	0x2	PCL[7:0]							
	R/W Property		R/W							
	Initial Value		0x00							

The register PCL is the least significant byte (LSB) of 10-bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. PC[9:8], is not directly accessible. Update of PC[9:8] must be done through register PCHBUF.

For GOTO instruction, PC[8:0] is from instruction word and PC[9] is loaded from PCHBUF[1]. For CALL instruction, PC[7:0] is from instruction word and PC[9:8] is loaded from PCHBUF[1:0]. Moreover the next PC address, i.e. PC+1, will push onto top of Stack. For LGOTO instruction, PC[9:0] is from instruction word.

For LCALL instruction, PC[9:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

### 3.1.4 STATUS (Status Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	R	0x3	GP7	GP6	GP5	/TO	/PD	Z	DC	С
R/	R/W	R/W	R/W	R/W(*2)	R/W(*1)	R/W	R/W	R/W		
li	nitial Value	0	0	0	1	1	Х	Х	Х	

The register STATUS contains result of arithmetic instructions and reasons to cause reset.

#### C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.

#### DC: Half Carry/half Borrow bit

DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.

DC=0, carry from the 4th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

### Z: Zero bit

Z=1, result of logical operation is zero.

Z=0, result of logical operation is not zero.

/PD: Power down flag bit

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

/TO: Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

GP7, GP6, GP5: General purpose read/write register bit.

- (\*1) can be cleared by sleep instruction.
- (\*2) can be set by clrwdt instruction.

## 3.1.5 FSR (Register File Selection Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
FSR	R	0x4	BK[1:0]		FSR[5:0]						
	R/W Property		R/W								
	Initial Value			0	Х	Х	Х	Х	Х	Х	

FSR[5:0]: Select one register out of 64 registers of specific Bank.

**BK[1:0]:** Bank register used to select one specific bank of data memory. BK[1:0]=00b, Bank 0 is selected. BK[1:0]=01b, Bank 1 is selected. BK[1:0]=10b, Bank 2 is selected. BK[1:0]=11b, Bank 3 is selected.

### 3.1.6 PortA (PortA Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortA	R	0x5	GP7	GP6	GP5	GP4	PA3	PA2	PA1	PA0
	R/W Property	/	R/W							
	Initial Value		Data latch value is xxxx, read value is xxxx port value(PA3~PA0)						<b>A</b> 0)	

While reading PortA, it will get the status of pins of PA regardless that pin is configured as input or output pin. While writing to PortA, data is written to PA's data latch.

GP7 ~ GP4: general register.

## 3.1.7 PortB (PortB Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortB	R	0x6	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
	R/W Property					R/V	V			
	Initial Value		Data latch value is xxxxxxx, read value is xxxxxxx port value(PB7~PB0)							~PB0)

While reading PortB, it will get the status of pins of PB regardless that pin is configured as input or output pin. While writing to PortB, data is written to PB's data latch.

## 3.1.8 PCON (Power Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	R	0x8	WDTEN	EIS	GP5	GP4	LVREN	GP2	GP1	GP0
F	R/W Property		R/W							
	Initial Value		1	0	0	0	1	0	0	0

**GP4~0:** General read/write register bits.

LVREN: Enable/disable LVR.

LVREN=1, enable LVR.

LVREN=0, disable LVR.

EIS: External interrupt select bit

EIS=1, PB0 is external interrupt.

EIS=0, PB0 is GPIO.

WDTEN: Enable/disable WDT.

WDTEN=1, enable WDT.

WDTEN=0, disable WDT.

## 3.1.9 BWUCON (PortB Wake-up Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BWUCON	R	0x9	WUPB7	WUPB6	WUPB5	WUPB4	WUPB3	WUPB2	WUPB1	WUPB0
R/W	Property		R/W							
Initia	al Value		1	1	1	1	1	1	1	1

**WUPBx:** Enable/disable PBx wake-up function,  $0 \le x \le 7$ .

WUPBx=1, enable PBx wake-up function.

WUPBx=0, disable PBx wake-up function.

## 3.1.10 PCHBUF (High Byte of PC)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCHBUF	R	0xA	-	XSPD_STP	-	-	-	GP5	PCHBL	JF[1:0]
R/	W Property		-	W	-	-	-		R/W	
Ir	iitial Value		Х	0	Х	Х	Х		000	

**PCHBUF[1:0]:** Buffer of the 9<sup>th</sup> bit, 8<sup>th</sup> bit of PC.

GP5: General read/write register bit.

**XSPD\_STP:** Write 1 to stop crystal 32.768K speed-up function, write-only.

### 3.1.11 ABPLCON (PortA/PortB Pull-Low Resistor Control Register)

Name	SFR Type	Addr	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ABPLCON	R	0xB	/PLPB 3	/PLPB 2	/PLPB 1	/PLPB 0	/PLPA 3	/PLPA 2	/PLPA 1	/PLPA 0
R/W F	Property		R/W							
Initia	l Value		1	1	1	1	1	1	1	1

/**PLPAx:** Disable/enable PAx Pull-Low resistor,  $0 \le x \le 3$ .

/PLPAx=1, disable PAx Pull-Low resistor.

/PLPAx=0, enable PAx Pull-Low resistor.

/**PLPBx:** Disable/enable PBx Pull-Low resistor,  $0 \le x \le 3$ .

/PLPBx=1, disable PBx Pull-Low resistor.

/PLPBx=0, enable PBx Pull-Low resistor.

## 3.1.12 BPHCON (PortB Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BPHCON	R	0xC	/PHPB7	/PHPB6	/PHPB5 (*1)	/PHPB4 (*1)	GP3	/PHPB2	/PHPB1	/PHPB0
R/W	Property	/		R/W						
Initia	al Value		1	1	1	1	1	1	1	1

/**PHPBx:** Disable/enable PBx Pull-High resistor,  $0 \le x \le 7$ .

/PHPBx=1, disable PBx Pull-High resistor.

/PHPBx=0, enable PBx Pull-High resistor.

GP3: General read/write register bit.

Note: When PB4 and PB5 are used as crystal oscillator pads, the Pull-High resistor should not be enabled, or the oscillation may fail.

#### 3.1.13 INTE (Interrupt Enable Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE	R	0xE	-	WDTIE	-	-	T1IE	INTIE	PBIE	TOIE
	R/W Property		-	R/W	-	-	R/W	R/W	R/W	R/W
	Initial Value		Х	0	Х	Х	0	0	0	0

**TOIE:** Timer0 overflow interrupt enable bit.

T0IE=1, enable Timer0 overflow interrupt.

T0IE=0, disable Timer0 overflow interrupt.

**PBIE:** PortB input change interrupt enable bit.

PBIE=1, enable PortB input change interrupt.

PBIE=0, disable PortB input change interrupt.

**INTIE:** External interrupt enable bit.

INTIE=1, enable external interrupt.

INTIE=0, disable external interrupt.

**T1IE:** Timer1 underflow interrupt enable bit.

T1IE=1, enable Timer1 underflow interrupt.

T1IE=0, disable Timer1 underflow interrupt.

WDTIE: WDT timeout interrupt enable bit.

WDTIE=1, enable WDT timeout interrupt.

WDTIE=0, disable WDT timeout interrupt.

#### 3.1.14 INTF (Interrupt Flag Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTF	R	0xF	-	WDTIF	-	-	T1IF	INTIF	PBIF	T0IF
	R/W Propert	у	-	R/W	-	-	R/W	R/W	R/W	R/W
In	itial Value(no	te*)	0	0	0	0	0	0	0	0

**TOIF:** Timer0 overflow interrupt flag bit.

T0IF=1, Timer0 overflow interrupt is occurred.

T0IF must be clear by firmware.

**PBIF:** PortB input change interrupt flag bit.

PBIF=1, PortB input change interrupt is occurred.

PBIF must be clear by firmware.

#### **INTIF:** External interrupt flag bit.

INTIF=1, external interrupt is occurred.

INTIF must be clear by firmware.

T1IF: Timer1 underflow interrupt flag bit.

T1IF=1, Timer1 underflow interrupt is occurred.

T1IF must be clear by firmware.

**WDTIF:** WDT timeout interrupt flag bit.

WDTIF=1, WDT timeout interrupt is occurred.

WDTIF must be clear by firmware.

#### Note: When corresponding INTE bit is not enabled, the read interrupt flag is 0.

#### 3.2 TOMD Register

TOMD is a readable/writeable register which is only accessed by instruction TOMD / TOMDR.

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TOMD	-	-	LCKTM0	INTEDG	TOCS	T0CE	<b>PS0WDT</b>	PS	0SEL[2	2:0]
	R/W Property					R/W				
Init	ial Value(note	e*)	0	0	1	1	1		111	

**PS0SEL[2:0]:** Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT.

When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

		Dividing Rate	
PS0SEL[2:0]	PS0WDT=0 (Timer0)	PS0WDT=1 (WDT Reset)	PS0WDT=1 (WDT Interrupt)
000	1:2	1:1	1:2
001	1:4	1:2	1:4
010	1:8	1:4	1:8

011	1:16	1:8	1:16
100	1:32	1:16	1:32
101	1:64	1:32	1:64
110	1:128	1:64	1:128
111	1:256	1:128	1:256

Table 3 Prescaler0 Dividing Rate

**PS0WDT:** Prescaler0 assignment.

PS0WDT=1, Prescaler0 is assigned to WDT.

PS0WDT=0, Prescaler0 is assigned to Timer0.

Note: Always set PS0WDT and PS0SEL[2:0] before enabling watchdog or timer interrupt, or reset or interrupt may be falsely triggered.

**TOCE:** Timer0 external clock edge selection.

T0CE=1, Timer0 will increase one while high-to-low transition occurs on pin EX\_CKI.

T0CE=0, Timer0 will increase one while low-to-high transition occurs on pin EX\_CKI.

#### Note: T0CE is also applied to Low Oscillator Frequency as timer0 clock source condition.

**TOCS:** Timer0 clock source selection.

T0CS=1, External clock on pin EX\_CKI or Low Oscillator Frequency (I\_LRC or E\_LXT) is selected. T0CS=0, Instruction clock F<sub>INST</sub> is selected.

**INTEDG:** Edge selection of external interrupt.

INTEDG=1, INTIF will be set while rising edge occurs on pin PB0.

INTEDG=0, INTIF will be set while falling edge occurs on pin PB0.

#### **LCKTMO:** When T0CS=1, timer 0 clock source can be optionally selected to be low-frequency oscillator.

T0CS=0, Instruction clock  $\mathsf{F}_{\mathsf{INST}}$  is selected as timer0 clock source.

T0CS=1, LCKTM0=0, external clock on pin EX\_CKI is selected as timer0 clock source.

T0CS=1, LCKTM0=1, Low Oscillator Frequency (I\_LRC or E\_LXT, depends on configuration word Low Oscillator Frequency) output replaces pin EX\_CKI as timer0 clock source.

#### Note: For more detail descriptions of timer0 clock source select, please see timer0 section.

### 3.3 F-page Special Function Register

### 3.3.1 IOSTA (PortA I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTA	F	0x5	-	-	-	-	IOPA3	IOPA2	IOPA1	IOPA0
F	R/W Property				-	-	R/W	R/W	R/W	R/W
	Initial Value		Х	Х	Х	Х	1	1	1	1

**IOPAx:** PAx I/O mode selection,  $0 \le x \le 3$ .

IOPAx=1, PAx is input mode.

IOPAx=0, PAx is output mode.

## 3.3.2 IOSTB (PortB I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTB	F	0x6	IOPB7	IOPB6	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0
R	R/W Property		R/W							
I	Initial Value		1	1	1	1	1	1	1	1

**IOPBx:** PBx I/O mode selection,  $0 \le x \le 7$ .

IOPBx=1, PBx is input mode.

IOPBx=0, PBx is output mode.

## 3.3.3 PS0CV (Prescaler0 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS0CV	F	0xA	PS0CV[7:0]							
R/W Property R										
I	nitial Value								1	

While reading PS0CV, it will get current value of Prescaler0 counter.

### 3.3.4 BODCON (PortB Open-Drain Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BODCON	F	0xC	ODPB7	ODPB6	ODPB5	ODPB4	GP3	ODPB2	ODPB1	ODPB0
R/W F	Property		R/W							
Initia	l Value		0	0	0	0	0	0	0	0

**ODPBx:** Enable/disable open-drain of PBx,  $0 \le x \le 7$ .

ODPBx=1, enable open-drain of PBx.

ODPBx=0, disable open-drain of PBx.

GP3: General purpose register bit.

### 3.3.5 PCON1 (Power Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON1	F	0xF	GIE	-	GP5	GP4	GP3	GP2	GP1	T0EN
R	R/W Property		R/W(1*)	-	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value		0	0	0	0	0	0	0	1

**T0EN:** Enable/disable Timer0.

T0EN=1, enable Timer0.

T0EN=0, disable Timer0.

GIE: Global interrupt enable bit.

GIE=1, enable all unmasked interrupts.

GIE=0, disable all interrupts.

**GP1~5:** General purpose read/write register.

(1\*) : set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

## 3.4 S-page Special Function Register

## 3.4.1 TMR1 (Timer1 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TMR1	S	0x0	TMR1[7:0]								
	R/W Property		R/W								
	Initial Value		XXXXXXXX								

When reading register TMR1, it will obtain current value of 8-bit down-count Timer1. When writing register TMR1, it will both write data to timer1 reload register and update Timer1 current content.

## 3.4.2 T1CR1 (Timer1 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR1	S	0x1	PWM10EN	PWM1OAL	-	-	-	T1OS	T1RL	T1EN
R	W Property		W	W	-	-	-	R/W	R/W	R/W
	nitial Value		0	0	Х	Х	Х	0	0	0

This register is used to configure Timer1 functionality.

T1EN: Enable/disable Timer1.

T1EN=1, enable Timer1.

T1EN=0, disable Timer1.

T1RL: Configure Timer1 down-count mechanism while Non-Stop mode is selected (T1OS=0).

T1RL=1, initial value is reloaded from reload register TMR1.

T1RL=0, continuous down-count from 0xFF when underflow is occurred.

T1OS: Configure Timer1 operating mode while underflow is reached.

T1OS=1, One-Shot mode. Timer1 will count once from the initial value to 0x00.

T1OS=0, Non-Stop mode. Timer1 will keep down-count after underflow.

## CY8A53D

T10S	T1RL	Timer1 Down-Count Functionality
0	0	Timer1 will count from reload value down to 0x00. When underflow is reached, 0xFF is reloaded and continues down-count.
0	1	Timer1 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	x	Timer1 will count from initial value down to 0x00. When underflow is reached, Timer1 will stop down-count.

Table 4 Timer1 Functionality

#### **PWM1OAL:** Define PWM1 output active state.

PWM1OAL=1, PWM1 output is active low.

PWM1OAL=0, PWM1 output is active high.

PWM10EN: Enable/disable PWM1 output.

PWM1OEN=1, PWM1 output will be present on PB6.

PWM1OEN=0, PB6 is GPIO.

## 3.4.3 T1CR2 (Timer1 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR2	S	0x2	-	-	T1CS	T1CE	/PS1EN	P	0]	
	R/W Property			-	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value			Х	1	1	1	1	1	1

This register is used to configure Timer1 functionality.

PS1SEL[2:0]: Prescaler1	dividing rate selection.
-------------------------	--------------------------

PS1SEL[2:0]	Dividing Rate
000	1:2
001	1:4
010	1:8
011	1:16
100	1:32
101	1:64
110	1:128
111	1:256

Table 5 Prescaler1 Dividing Rate

*Note: Always set PS1SEL[2:0] at /PS1EN=1, or interrupt may be falsely triggered.* 

/PS1EN: Disable/enable Prescaler1.

/PS1EN=1, disable Prescaler1.

/PS1EN=0, enable Prescaler1.

T1CE: Timer1 external clock edge selection.

T1CE=1, Timer1 will decrease one while high-to-low transition occurs on pin EX\_CKI.

T1CE=0, Timer1 will decrease one while low-to-high transition occurs on pin EX\_CKI.

T1CS: Timer1 clock source selection.

T1CS=1, External clock on pin EX\_CKI is selected.

T1CS=0, Instruction clock is selected.

## 3.4.4 PWM1DUTY (PWM1 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM1DUTY	S	0x3	PWM1DUTY[7:0]							
R/W Property W										
In	itial Value		XXXXXXXX							

This register is write-only. After Timer1 is enabled and start down-count, PWM1 output will keep at inactive state. While Timer1 value is equal to PWM1DUTY, PWM1 output will become active state until underflow is occurred.

Moreover, the reload value of Timer1 stored on register TMR1 is used to define the PWM1 frame rate and register PWM1DUTY is used to define the duty cycle of PWM1.

## 3.4.5 PS1CV (Prescaler1 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS1CV	S	0x4	PS1CV[7:0]							
I	R/W Property		R							
	Initial Value								1	

While reading PS1CV, it will get current value of Prescaler1 counter.

## 3.4.6 BZ1CR (Buzzer1 Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BZ1CR	S	0x5	BZ1EN	-	-	-	BZ1FSEL[3:0]			
F	R/W Property		W	-	-	-	W			
Initial Value		0	Х	Х	Х	1	1	1	1	

**BZ1FSEL[3:0]:** Frequency selection of BZ1 output.

D715051 [0-0]	BZ1 Frequenc	y Selection	
BZ1FSEL[3:0]	Clock Source	Dividing Rate	
0000		1:2	
0001	Prescaler1 output	1:4	
0010		1:8	
0011		1:16	
0100		1:32	
0101		1:64	
0110		1:128	
0111		1:256	
1000		Timer1 bit 0	
1001		Timer1 bit 1	
1010	]	Timer1 bit 2	
1011	Time and a submust	Timer1 bit 3	
1100	Timer1 output	Timer1 bit 4	
1101	]	Timer1 bit 5	
1110		Timer1 bit 6	
1111		Timer1 bit 7	

Table 6 Buzzer1 Output Frequency Selection

**BZ1EN:** Enable/Disable BZ1 output.

BZ1EN=1, enable Buzzer1.

BZ1EN=0, disable Buzzer1.

### 3.4.7 IRCR (IR Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IRCR	S	0x6	IROSC358M	-	-	-	-	IRCSEL	IRF57K	IREN
F	R/W Property		W	-	-	-	-	W	W	W
	Initial Value		0	Х	Х	х	Х	0	0	0

IREN: Enable/Disable IR carrier output.

IREN=1, enable IR carrier output.

IREN=0, disable IR carrier output.

**IRF57K:** Selection of IR carrier frequency.

IRF57K=1, IR carrier frequency is 57KHz.

IRF57K=0, IR carrier frequency is 38KHz.

**IRCSEL:** Polarity selection of IR carrier.

IRCSEL=0, IR carrier will be generated when I/O pin data is 1.

IRCSEL=1, IR carrier will be generated when I/O pin data is 0.

**IROSC358M:** When external crystal is used, this bit is determined according to what kind of crystal is used.

This bit is ignored if internal high frequency oscillation is used.

IROSC358M=1, crystal frequency is 3.58MHz.

IROSC358M=0, crystal frequency is 455KHz.

#### Note:

### 1. Only high oscillation ( $F_{HOSC}$ ) (See section 3.11) can be used as IR clock source.

2. Division ratio for different oscillation type.

OSC. Type	57KHz	38KHz	Conditions
High IRC(4MHz)	64	96	HIRC mode (the input to IR module is set to 4MHz no matter what system clock is)
Xtal 3.58MHz	64	96	Xtal mode & IROSC358M=1
Xtal 455KHz	8	12	Xtal mode & IROSC358M=0

Table 7 Division ratio for different oscillation type

## 3.4.8 TBHP (Table Access High Byte Address Pointer Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHP	S	0x7	-	-	-	-	-	TBHP2	TBHP1	TBHP0
R	W Property		-	-	-	-	-	R/W	R/W	R/W
1	nitial Value		Х	Х	Х	Х	Х	Х	Х	Х

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[2:0] and ACC. ACC is the Low Byte of PC[9:0] and TBHP[1:0] is the high byte of PC[9:0]. TBHP[2] is general register for CY8A53D.

### 3.4.9 TBHD (Table Access High Byte Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHD	S	0x8	-	-	TBHD5	TBHD4	TBHD3	TBHD2	TBHD1	TBHD0
R	W Property		-	-	R	R	R	R	R	R
I	nitial Value		Х	Х	Х	Х	Х	Х	Х	Х

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

## 3.4.10 OSCCR (Oscillation Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCCR	S	0xF	I	-	-	-	OPMI	D[1:0]	STPHOSC	SELHOSC
F	R/W Property		-	-	-	-	R/	W	R/W	R/W
	Initial Value		Х	Х	Х	Х	0	0	0	1

SELHOSC: Selection of system oscillation (Fosc).

SELHOSC=1, Fosc is high-frequency oscillation (FHOSC).

SELHOSC=0, Fosc is low-frequency oscillation (FLOSC).

STPHOSC: Disable/enable high-frequency oscillation (FHOSC).

STPHOSC=1,  $F_{HOSC}$  will stop oscillation and be disabled.

STPHOSC=0, F<sub>HOSC</sub> keep oscillation.

#### OPMD[1:0]: Selection of operating mode.

OPMD[1:0]	Operating Mode
00	Normal mode
01	Halt mode
10	Standby mode
11	reserved

Table 8 Selection of Operating Mode by OPMD[1:0]

# Note: STPHOSC cannot be changed with SELHOSC or OPMD at the same time. STPHOSC cannot be changed with OPMD at the same time during SELHOSC=1.

## 3.5 I/O Port

CY8A53D provides 12 I/O pins which are PA[3:0] and PB[7:0]. User can read/write these I/O pins through registers PORTA and PORTB respectively. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTA[3:0] define the input/output direction of PA[3:0]. Register IOSTB[7:0] define the input/output direction of PB[7:0].

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register ABPLCON[3:0] are used to enable or disable Pull-Low resistor of PA[3:0]. Register BPHCON[7:0] are used to enable or disable Pull-High resistor of PB[7:4] and PB[2:0]. Register ABPLCON[7:4] are used to enable or disable Pull-Low resistor of PB[3:0].

When an I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register BODCON[7:0] determine PB[7:0] is Open-Drain or not. (Except PB[3], which is always in open-drain mode when configured as output port.)

The summary of Pad I/O feature is listed in the table below.

	Feature	PA[3:0]	PB[2:0]	PB[3]	PB[7:4]
loout	Pull-High Resistor	Х	V	Х	V
Input	Pull-Low Resistor	V	V	V	Х
Output	Open-Drain	Х	V	always	V

Table 9 Summary of Pad I/O Feature

The level change on each I/O pin of PB may generate interrupt request. Register BWUCON[7:0] will select which I/O pin of PB may generate this interrupt. As long as any pin of PB is selected by corresponding bit of BWUCON, the register bit PBIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PBIE (INTE[1]) and GIE (PCON1[7]) are both set to 1.

There is one external interrupt provided by CY8A53D. When register bit EIS (PCON[6]) is set to 1, PB0 is used as input pin for external interrupt.

## Note: When PB0 is both set as level change operation and external interrupt, the external interrupt will have higher priority, and the PB0 level change operation will be disabled. But PB7~PB1 level change function are not affected.

CY8A53D can provide IR carrier generation. IR carrier generation is enabled by register bit IREN (IRCR[0]) and carrier will be present on a PB1 pin. Configuration word IR Current determines sink current value of IR carrier.

PB3 can be used as external reset input determined by a configuration word. When an active-low signal is applied to PB3, it will cause CY8A53D to enter reset process.

When external crystal (E\_HXT, E\_XT or E\_LXT) is adopted for high oscillation or low oscillation according to setting of configuration words, PB5 will be used as crystal input pin (Xin) and PB4 will be used as crystal output pin (Xout).

When I\_HRC or I\_LRC mode is selected as system oscillation and E\_HXT, E\_XT or E\_LXT is not adopted, instruction clock is observable on PB4 if a configuration word is enabled.

Moreover, PB2 can be timer 0 external clock source EX\_CKI if T0MD T0CS=1 and LCK\_TM0=0. PB2 can be timer 1 external clock source if T1CS=1.

Moreover, PB6 can be PWM output and PB7 can be Buzzer output. If T1CR1[7] PWM1OEN=1, PB6 can be PWM output. And if BZ1CR[7] BZ1EN=1, PB7 can be Buzzer output.

## 3.5.1 Block Diagram of IO Pins


IO\_SEL: set pad input or output

WRITE\_EN: write data to pad.

READ\_EN: read pad.

PULLDOWN\_EN: enable Pull-Low.

RD\_TYPE : select read pin or read latch.





IO\_SEL: set pad input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad to DATA\_BUS.

PULLDOWN\_EN: enable Pull-Low.

PULLUP\_ENB: enable pull high.

WUBx: wake-up enable.

INTEDGE: external interrupt edge select

SET\_PBIF: set port change interrupt flag.

RD\_TYPE: select read pin or read latch.




Figure 6 Block Diagram of PB0

IREN: Enable IR.

IO\_SEL: set pad input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad to DATA\_BUS.

PULLDOWN\_EN: enable Pull-Low.

PULLUP\_ENB: enable pull high.

WUBx: wake-up enable.

RD\_TYPE: read pin or read latch.

SET\_PBIF: set port change interrupt flag.




Figure 7 Block Diagram of PB1

IO\_SEL: set pad input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad to DATA\_BUS.

PULLDOWN\_EN: enable Pull-Low.

PULLUP\_ENB: enable pull high.

WUBx: wake-up enable.

SET\_PBIF: set port change interrupt flag.

RD\_TYPE: read pin or read latch.

EX\_CKI: Timer0 EX CLOCK IN.




Figure 8 Block Diagram of PB2

PB3\_RSTPAD: PB3 is set as Reset Pin by configuration word.

IO\_SEL: set pad input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad to DATA\_BUS.

PULLDOWN\_EN: enable Pull-Low.

WUBx: wake-up enable.

SET\_PBIF: set port change interrupt flag.

RD\_TYPE: read pin or read latch.

RSTB\_IN: Reset signal with Schmitt trigger.




Figure 9 Block Diagram of PB3

XTL\_EN: PB4, PB5 is set as Xtal Pin by configuration word.

IO\_SEL: set pad input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad to DATA\_BUS.

PULLUP\_ENB: enable pull high.

WUBx: wake-up enable.

RD\_TYPE: read pin or read latch

SET\_PBIF: set port change interrupt flag.




Figure 10 Block Diagram of PB5, PB4

OD\_EN: open-drain enable.

PWM\_OR\_BZ\_EN: PWM or Buzzer enable.

PWM\_OR\_BZ\_DATA: PWM or Buzzer data.

IO\_SEL: set pad input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad to DATA\_BUS.

PULLUP\_ENB: enable pull high.

WUBx: wake-up enable.

RD\_TYPE: read pin or read latch.

SET\_PBIF: set port change interrupt flag.




Figure 11 Block Diagram of PB7, PB6

### 3.6 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit T0EN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock, external pin EX\_CKI or low speed clock Low Oscillator Frequency according to register bit T0CS and LCK\_TM0 (T0MD[5] and T0MD[7]). When T0CS is 0, instruction clock is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 0, EX\_CKI is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 0, EX\_CKI is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 0, EX\_CKI is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 0, EX\_CKI is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 1 (and Timer0 source must set to 1), Low Oscillator Frequency (I\_LRC or E\_LXT, depends on configuration word) output is selected. Summarized table is shown below. (Also check Figure. 12)

Timer0 clock source	TOCS	LCKTM0	Timer0 source	Low Oscillator Frequency	
Instruction clock	0	Х	х	Х	
EX OKI	4	0	х	V	
EX_CKI	I	Х	0	×	
E_LXT	1	1	1	1	
I_LRC	1	1	1	0	

Table 10 Summary of Timer0 clock source control

Moreover the active edge of EX\_CKI or Low Oscillator Frequency to increase Timer0 can be selected by register bit T0CE (T0MD[4]). When T0CE is 1, high-to-low transition on EX\_CKI or Low Oscillator Frequency will increase Timer0. When T0CE is 0, low-to-high transition on EX\_CKI or Low Oscillator Frequency will increase Timer0. When using Low Oscillator Frequency as timer0 clock source, it is suggested to use prescaler0 (see below descriptions) and the ratio set to more than 4, or missing count may happen.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PS0WDT (T0MD[3]) is clear to 0. When writing 0 to PS0WDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PS0SEL[2:0] which is from 1:2 to 1:256.

When Timer0 is overflow, the register bit T0IF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit T0IE (INTE[0]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T0IF will not be clear until firmware writes 0 to T0IF.

The block diagram of Timer0 and WDT is shown in the figure below.

#### Figure 12 Block Diagram of Timer0 and WDT

#### 3.7 Timer1/PWM1/Buzzer1

Timer1 is an 8-bit down-count timer with Prescaler1 whose dividing rate is programmable. The output of Timer1 can be used to generate PWM1 output and Buzzer1 output. A write to the Timer1 will both write to a timer1 reload register (T1rld) and timer1 counter. A read to the timer1 will show the content of the Timer1 current count value.

The block diagram of Timer1 is shown in the figure below.




Figure 13 Block Diagram of Timer1

The operation of Timer1 can be enabled or disabled by register bit T1EN (T1CR1[0]). After Timer1 is enabled, its clock source can be instruction clock or pin EX\_CKI which is determined by register bit T1CS (T1CR2[5]). When T1CS is 1, EX\_CKI is selected as clock source. When T1CS is 0, instruction clock is selected as clock source. When EX\_CKI is selected, the active edge to decrease Timer1 is determined by register bit T1CE (T1CR2[4]). When T1CE is 1, high-to-low transition on EX\_CKI will decrease Timer1. When T1CE is 0,

low-to-high transition on EX\_CKI will decrease Timer1. The selected clock source can be divided further by Prescaler1 before it is applied to Timer1. Prescaler1 is enabled by writing 0 to register bit /PS1EN (T1CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS1SEL[2:0] (T1CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS1CV.

Timer1 provide two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T1OS (T1CR1[2]) is 1, One-Shot mode is selected. Timer1 will count down once from initial value stored on register TMR1 to 0x00, i.e. underflow is occurred. When register bit T1OS (T1CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T1RL (T1CR1[1]). When T1RL is 1, the initial value stored on register TMR1 will be restored and start next down-count from this initial value. When T1RL is 0, Timer1 will start next down-count from 0xFF.

When Timer1 is underflow, the register bit T1IF (INTF[3]) will be set to 1 to indicate Timer1 underflow event is occurred. If register bit T1IE (INTE[3]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T1IF will not be clear until firmware writes 0 to T1IF.

The timing chart of Timer1 is shown in the following figure.




Figure 14 Timer1 Timing Chart

The PWM1 output can be available on I/O pin PB6 when register bit PWM1OEN (T1CR1[7]) is set to 1. Moreover, PB6 will become output pin automatically. The active state of PWM1 output is determined by register bit PWM1OAL (T1CR1[6]). When PWM1OAL is 1, PWM1 output is active low. When PWM1OAL is 0, PWM1 output is active high. Moreover, the duty cycle and frame rate of PWM1 are both programmable. The duty cycle is determined by register PWM1DUTY. When PWM1DUTY is 0, PWM1 output will be never active. When PWM1DUTY is 0xFF, PWM1 output will be active for 255 Timer1 input clocks. The frame rate is determined by TMR1 initial value. Therefore, PWM1DUTY value must be less than or equal to TMR1. The block diagram of PWM1 is illustrated in the following figure.

### Figure 15 PWM1 Block Diagram

The Buzzer1 output (BZ1) can be available on I/O pin PB7 when register bit BZ1EN (BZ1CR1[7]) is set to 1. Moreover, PB7 will become output pin automatically. The frequency of BZ1 can be derived from Timer1 output or Prescaler1 output and dividing rate is determined by register bits BZ1FSEL[3:0] (BZ1CR[3:0]). When BZ1FSEL[3] is 0, Prescaler1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer1 is illustrated in the following figure.




Figure 16 Buzzer1 Block Diagram

### 3.8 IR Carrier

The IR carrier will be generated after register bit IREN (IRCR[0]) is set to 1. Moreover, PB1 will become output pin automatically. When IREN is clear to 0, PB1 will become general I/O pin as it was configured.

The IR carrier frequency is selectable by register bit IRF57K (IRCR[1]). When IRF57K is 1, IR carrier frequency is 57KHz. When IRF57K is 0, IR carrier frequency is 38KHz. Because IR carrier frequency is derived from high frequency system oscillation  $F_{HOSC}$ , it is necessary to specify what frequency is used as system oscillation when external crystal is used. Register bit IROSC358M (IRCR[7]) is used to provide CY8A53D this information. When IROSC358M is 1, frequency of external crystal is 3.58MHz and when IROSC358M is 0, frequency of external

crystal is 455KHz. When internal high frequency oscillation is adopted, this register will be ignored, and it will provide 4MHz clock to IR module.

The active state (polarity) of IR carrier is selectable according to PB1 output data. When register bit IRCSEL (IRCR[2]) is 1, IR carrier will be present on pin PB1 when its output data is 0. When register bit IRCSEL (IRCR[2]) is 0, IR carrier will be present on pin PB1 when its output data is 1. The polarity of IR carrier is shown in the following figure.

Figure 17 Polarity of IR Carrier vs. Output Data

### 3.9 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in CY8A53D which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out can reset CY8A53D or issue an interrupt request which is determined by another configuration word. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be 3.5 ms, 15 ms, 60 ms or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be assigned to WDT by writing 1 to register bit PS0WDT. The dividing rate of Prescaler0 for WDT is determined by register bits PS0SEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from 1:1 to 1:128 if WDT time-out will reset CY8A53D and dividing rate is from 1:2 to 1:256 if WDT time-out will interrupt CY8A53D.

When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1.

If user selects interrupt for WDT time-out mechanism, register bit WDTIF (INTF[6]) will set to 1 after WDT is expired. It may generate an interrupt request if register bit WDTIE (INTE[6]) and GIE both set to 1. WDTIF will not be clear until firmware writes 0 to WDTIF.

### 3.10 Interrupt

CY8A53D provides two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 5 hardware interrupts:

- Timer0 overflow interrupt.
- Timer1 underflow interrupt.
- WDT timeout interrupt.
- PB input change interrupt.
- External interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address 0x001. At the same time, GIE will be clear to 0 by CY8A53D automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of Interrupt Flag Register INTF will be set to 1. This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling register INTF. Note that only when the corresponding bit of Interrupt Enable register INTE is set to 1, will the corresponding interrupt flag be read. And if the corresponding bit of Interrupt Enable Register INTE is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from 0x008. At the same time, the register bit GIE will be clear by CY8A53D automatically. If user wants to implement nested interrupt, instruction ENI can be used as the first instruction of interrupt service routine which will set GIE to 1 again and allow other interrupt events to interrupt CY8A53D again. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.

It should be noted that ENI instruction cannot be placed right before RETIE instruction because ENI instruction in interrupt service routine will trigger nested interrupt, but RETIE will clear internal interrupt processing after jump out of ISR, so it is possible for interrupt flag to be falsely cleared.

### 3.10.1 Timer0 Overflow Interrupt

Timer0 overflow (from 0x00 to 0xFF) will set register bit T0IF. This interrupt request will be serviced if T0IE and GIE are set to 1.

### 3.10.2 Timer1 Underflow Interrupt

Timer1 underflow (from 0xFF to 0x00) will set register bit T1IF. This interrupt request will be serviced if T1IE and GIE are set to 1.

#### 3.10.3 WDT Timeout Interrupt

When WDT is timeout and the configuration word selects WDT timeout will generate interrupt request, it will set register bit WDTIF. This interrupt request will be serviced if WDTIE and GIE are set to 1.

### 3.10.4 PB Input Change Interrupt


When PBx,  $0 \le x \le 7$ , is configured as input pin and corresponding register bit WUPBx is set to 1, a level change on these selected I/O pin(s) will set register bit PBIF. This interrupt request will be serviced if PBIE and GIE are set to 1. Note when PB0 is both set as level change interrupt and external interrupt, the external interrupt enable EIS=1 will disable PB0 level change operation.

#### 3.10.5 External Interrupt

According to the configuration of EIS=1 and INTEDG, the selected active edge on I/O pin PB0 will set register bit INTIF and this interrupt request will be served if INTIE and GIE are set to 1.

#### 3.11 Oscillation Configuration

Because CY8A53D is a dual-clock IC, there are high oscillation ( $F_{HOSC}$ ) and low oscillation ( $F_{LOSC}$ ) that can be selected as system oscillation ( $F_{OSC}$ ). The oscillators which could be used as  $F_{HOSC}$  are internal high RC oscillator (I\_HRC), external high crystal oscillator (E\_HXT) and external crystal oscillator (E\_XT). The oscillators which could be used as  $F_{LOSC}$  are internal low RC oscillator (I\_LRC) and external low crystal oscillator (E\_LXT).





There are two configuration words to determine which oscillator will be used as  $F_{HOSC}$ . When I\_HRC is selected as  $F_{HOSC}$ , I\_HRC output frequency is determined by three configuration words and it can be 1M, 2M, 4M, 8M, 16M or 20MHz. Moreover, external crystal oscillator pads PB4 and PB5 can be used as I/O pins. On the other hand, PB4 can be the output pin of instruction clock according to a configuration word's setting. If  $F_{HOSC}$  required external crystal whose frequency ranges from 8MHz to 20MHz, E\_HXT is recommended. If  $F_{HOSC}$  required external crystal whose frequency ranges from 455KHz to 6MHz, E\_XT is recommended. When E\_HXT or E\_XT is adopted, PB4/PB5 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PB4 is crystal output pin (Xout) and PB5 is crystal input pin (Xin).

There is one configuration word to determine which oscillator will be used as  $F_{LOSC}$ . When I\_LRC is selected, its frequency is centered on 32768Hz. If  $F_{LOSC}$  required external crystal, E\_LXT is selected and only 32768Hz crystal is allowed. When E\_LXT is adopted, PB4/PB5 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PB4 is crystal output pin (Xout) and PB5 is crystal input pin (Xin). The dual-clock combinations of  $F_{HOSC}$  and  $F_{LOSC}$  are listed below:

No.	FHOSC	FLOSC
1	I_HRC	I_LRC
2	E_HXT or E_XT	I_LRC
3	I_HRC	E_LXT

Table 11 Dual-clock combinations

When E\_HXT, E\_XT or E\_LXT is used as one of oscillations, the crystal or resonator is connected to Xin and Xout to provide oscillation. Moreover, a resistor and two capacitors are recommended to connect as following figure in order to provide reliable oscillation, refer to the specification of crystal or resonator to adopt appropriate C1 or C2 value. The recommended value of C1 and C2 are listed in the table below.

Oscillation Mode	Crystal Frequency(Hz)	C1, C2 (pF)
	16M	5 ~ 10
E_HXT	10M	5 ~ 30
	8M	5 ~ 20
	4M	5 ~ 30
E_XT	1M	5 ~ 30
	455K	10 ~ 100
E_LXT	32768	10 ~ 30

Table 12 Recommended C1 and C2 Value for Different Kinds of Crystal Oscillation

For 20MHZ resonator in 2 clock CPU cycle mode, An 18pF C2 capacitor is a must.

Moreover, for precision 32.768k crystal, it is recommended to set C1=C2=20pF capacitor.

The accuracy of I\_HRC is  $\pm 1\%$  and accuracy of I\_LRC is  $\pm 1\%$  at 25 °C commercial conditions.

#### Figure 19 Connection for External Crystal Oscillation

Either F<sub>HOSC</sub> or F<sub>LOSC</sub> can be selected as system oscillation F<sub>OSC</sub> according to the value of register bit SELHOSC (OSCCR[0]). When SELHOSC is 1, F<sub>HOSC</sub> is selected as F<sub>OSC</sub>. When SELHOSC is 0, F<sub>LOSC</sub> is selected as F<sub>OSC</sub>. Once F<sub>OSC</sub> is determined, the instruction clock F<sub>INST</sub> can be F<sub>OSC</sub>/2 or F<sub>OSC</sub>/4 according to value of a configuration word.

### 3.12 Operating Mode

CY8A53D provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, CY8A53D will stop almost all operations except Timer0/Timer1/WDT in order to wake-up periodically. At Halt mode, CY8A53D will sleep until external event or WDT trigger IC to wake-up.

The block diagram of four operating modes is described in the following figure.




Figure 20 Four Operating Modes

#### 3.12.1 Normal Mode

After any Reset Event is occurred and Reset Process is completed, CY8A53D will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock=fast, CY8A53D will enter Normal mode, if Startup Clock=Slow, CY8A53D will enter Slow mode. At Normal mode, F<sub>HOSC</sub> is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, CY8A53D will enter Normal mode after reset process is completed.

Instruction execution is based on  $F_{HOSC}$  and all peripheral modules may be active according to corresponding module enable bit.

The FLOSC is still active and running.

IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).

IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).

For real time clock applications, the CY8A53D can run in normal mode, at the same time the low-frequency clock Low Oscillator Frequency connects to timer0 clock. This is made possible by setting LCKTM0 to 1 and corresponding configuration word Timer0 source setting to 1.

#### 3.12.2 Slow Mode

CY8A53D will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode,  $F_{LOSC}$  is selected as system oscillation in order to save power consumption but still keep IC running. However,  $F_{HOSC}$  will not be disabled automatically by CY8A53D. Therefore user can write 0 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop  $F_{HOSC}$  at the same time, one must enter slow mode first, then disable  $F_{HOSC}$ , or the program may hang on.

Instruction execution is based on FLOSC and all peripheral modules may be active according to corresponding module enable bit.

FHOSC can be disabled by writing 1 to register bit STPHOSC.

IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].

IC can switch to Normal mode by writing 1 to SELHOSC.

### 3.12.3 Standby Mode

CY8A53D will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however,  $F_{HOSC}$  will not be disabled automatically by CY8A53D and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop  $F_{HOSC}$  oscillation. Most of CY8A53D peripheral modules are disabled but Timer can be still active if register bit T0EN/T1EN is set to 1. Therefore CY8A53D can wake-up after Timer0/Timer1 is expired. The expiration period is determined by the register TMR0/TMR1,  $F_{INST}$  and other configurations for Timer0/Timer1.

Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.

FHOSC can be disabled by writing 1 to register bit STPHOSC.

The FLOSC is still active and running.

IC can wake-up from Standby mode if any of (a) Timer0/Timer1 (overflow/underflow) interrupt, (b) WDT timeout interrupt, (c) PB input change interrupt or (d) INT external interrupt is happened.

After wake-up from Standby mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.

It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.

### 3.12.4 Halt Mode

CY8A53D will enter Halt mode by executing instruction SLEEP or writing 01b to register bits OPMD[1:0]. After entering Halt mode, register bit /PD (STATUS[3]) will be clear to 0, register bit /TO (STATUS[4]) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and CY8A53D can only wakeup by some specific events. Therefore, Halt mode is the most power saving mode provided by CY8A53D.

Instruction execution is stop and all peripheral modules are disabled.

FHOSC and FLOSC are both disabled automatically.

IC can wake-up from Halt mode if any of (a) WDT timeout interrupt, (b) PB input change interrupt or (c) INT or external interrupt is happened.

After wake-up from Halt mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.

#### Note: Users can change STPHOSC and enter Halt mode in the same instruction.

It is not recommended to change oscillator mode (normal to slow or slow to normal) and enter halt mode at the same time.

### 3.12.5 Wake-up Stable Time

The wake-up stable time of Halt mode is determined by Configuration word: High Oscillator Frequency or Low Oscillator Frequency. If one of E\_HXT, E\_XT and E\_LXT is selected, the wake-up period would be  $512*F_{OSC}$ . And if no XT mode are selected,  $16*F_{OSC}$  would be set as wake-up period. On the other hand, there is no need of wake-up stable time for Standby mode because either  $F_{HOSC}$  or  $F_{LOSC}$  is still running at Standby mode.

2018/07/20

Before CY8A53D enter Standby mode or Halt mode, user may execute instruction ENI. At this condition, CY8A53D will branch to address 0x008 in order to execute interrupt service routine after wake-up. If instruction DISI is executed or 0 is written to register bit GIE before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

### 3.12.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

Mode	Normal	Slow	Standby	Halt
Fhose	Enabled	STPHOSC	STPHOSC	Disabled
FLOSC	Enabled	Enabled	Enabled	Disabled
Instruction Execution	Executing	Executing	Stop	Stop
Timer0/1	T0EN / T1EN	T0EN / T1EN	T0EN / T1EN	Disabled
WDT	Option and WDTEN	Option and WDTEN	Option and WDTEN	Option and WDTEN
Other Modules	Module enable bit	Module enable bit	Module enable bit	All disabled
Wake-up Source	-	-	<ul> <li>Timer0 overflow</li> <li>Timer1 underflow</li> <li>WDT timeout</li> <li>PB input change</li> <li>INT</li> </ul>	- WDT timeout - PB input change - INT

Table 13 Summary of Operating Modes

### 3.13 Reset Process

CY8A53D will enter Reset State and start Reset Process when one of following Reset Event is occurred:

- Power-On Reset (POR) is occurred when V<sub>DD</sub> rising is detected.
- Low-Voltage Reset (LVR) is occurred when operating V<sub>DD</sub> is below pre-defined voltage.
- Pin RSTb is low state.
- WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown. The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

Event	/ТО	/PD
POR, LVR	1	1
RSTb reset from non-Halt mode	unchanged	unchanged
RSTb reset from Halt mode	1	1
WDT reset from non-Halt mode	0	1

Event	/TO	/PD
WDT reset from Halt mode	0	0
SLEEP executed	1	0
CLRWDT executed	1	1

Table 14 Summary of /TO & /PD Value and its Associated Event

After Reset Event is released, CY8A53D will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by two-bit configuration words which can be 140us, 4.5ms,18ms, 72ms or 288ms. After oscillator is stable, CY8A53D will wait further 16 clock cycles of Fosc (oscillator start-up time, OST) and Reset Process is complete.




Figure 21 Block Diagram of On-Chip Reset Circuit

For slow  $V_{DD}$  power-up, it is recommended to use RSTb reset, as the following figure.

It is recommended the R value should be not greater than  $40k\Omega$ .

The R1 value=100 $\Omega$  to 1k $\Omega$  will prevent high current, ESD or Electrical overstress flowing into reset pin. The diode helps discharge quickly when power down.




Figure 22 Block Diagram of Reset Application

### 4. Instruction Set

CY8A53	OP Operation Cue Flag		OP								
Inst.	1	2	Operation	Cyc.	Flag	Inst.	1	2	Operation	Cyc.	Flag
Arithmetic	c Ins	stru	ctions			Arithmeti	Arithmetic Instructions				
ANDAR	R	d	dest = ACC & R	1	Z	ADDAR	R	d	dest = R + ACC	1	Z, DC, C
IORAR	R	d	dest = ACC   R	1	Z	SUBAR	R	d	dest = R + (~ACC)	1	Z, DC, C
XORAR	R	d	dest = ACC $\oplus$ R	1	Z	ADCAR	R	d	dest = R + ACC + C	1	Z, DC, C
ANDIA	i		ACC = ACC & i	1	Z	SBCAR	R	d	dest = R + (~ACC) + C	1	Z, DC, C
IORIA	i		ACC = ACC   i	1	Z	ADDIA	i		ACC = i + ACC	1	Z, DC, C
XORIA	i		ACC = ACC ⊕ i	1	Z	SUBIA	i		ACC = i + (~ACC)	1	Z, DC, C
RRR	R	d	Rotate right R	1	С	ADCIA	i		ACC = i + ACC + C	1	Z, DC, C
RLR	R	d	Rotate left R	1	С	SBCIA	i		$ACC = i + (\sim ACC) + C$	1	Z, DC, C
BSR	R	bit	Set bit in R	1	-	DAA			Decimal adjust for ACC	1	С
BCR	R	bit	Clear bit in R	1	-	CMPAR	R		Compare R with ACC	1	Z, C
INCR	R	d	Increase R	1	Z	CLRA			Clear ACC	1	Z
DECR	R	d	Decrease R	1	Z	CLRR			Clear R	1	Z
COMR	R	d	dest = ~R	1	Z	Z Other Instructions					
Condition	al lı	nstri	uctions			NOP			No operation	1	-
BTRSC	R	bit	Test bit in R, skip if clear	1 or 2	-	SLEEP			Go into Halt mode	1	/TO, /PD
BTRSS	R	bit	Test bit in R, skip if set	1 or 2	-	CLRWDT			Clear Watch-Dog Timer	1	/TO, /PD
INCRSZ	R	d	Increase R, skip if 0	1 or 2	-	ENI			Enable interrupt	1	-
DECRSZ	R	d	Decrease R, skip if 0	1 or 2	-	DISI			Disable interrupt	1	-
Data Tran	sfer	' Ins	tructions			INT			Software Interrupt	3	-
MOVAR	R		Move ACC to R	1	-	RET			Return from subroutine	2	-
MOVR	R	d	Move R	1	Z	RETIE			Return from interrupt	2	
MOVIA	i		Move immediate to ACC	1	-				and enable interrupt	2	-
SWAPR	R	d	Swap halves R	1	-	RETIA		i	Return, place immediate	2	
IOST	F		Load ACC to F-page SFR	1	-	NE HA		1	in ACC	2	-
IOSTR	F		Move F-page SFR to ACC	1	-	CALLA			Call subroutine by ACC	2	-
SFUN	S		Load ACC to S-page SFR	1	-	GOTOA			unconditional branch by ACC	2	-
SFUNR	S		Move S-page SFR to ACC	1	-	CALL	a	dr	Call subroutine	2	-
T0MD			Load ACC to T0MD	1	-	GOTO	a	dr	unconditional branch	2	-
T0MDR			Move T0MD to ACC	1	-	LCALL	a	dr	Call subroutine	2	-
TABLEA			Read ROM	2	-	LGOTO	a	dr	unconditional branch	2	-

CY8A53D provides 55 powerful instructions for all kinds of applications.

Table 15 Instruction Set

ACC: Accumulator.

adr: immediate address.

bit: bit address within an 8-bit register R.

C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is NOT occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow IS occurred for subtraction instruction.

d: Destination

If d is "0", the result is stored in the ACC.

If d is "1", the result is stored back in register R.

DC: Digital carry flag.

dest: Destination.

F: F-page SFR, F is 0x5 ~ 0xF.

i: 8-bit immediate data.

PC: Program Counter.

PCHBUF: High Byte Buffer of Program Counter.

### /PD: Power down flag bit

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

Prescaler: Prescaler0 dividing rate.

R: R-page SFR, R is 0x00 ~0x3F.

S: S-page SFR, S is 0x0 ~ 0xF.

T0MD: T0MD register.

TBHP: The high-Byte at target address in ROM.

TBHD: Store the high-Byte data at target address in ROM.

/TO: Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

WDT: Watchdog Timer Counter.

Z: Zero flag.

ADCAR	Add ACC and R with Carry		
Syntax:	ADCAR R, d		
Operand:	$0 \le R \le 63$ d = 0, 1.		
Operation:	$R + ACC + C \rightarrow dest$		
Status affected:	Z, DC, C		
Description:	Add the contents of ACC and register R with Carry. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.		
Cycle	1		
Example:	ADCAR R, d before executing instruction: ACC=0x12, R=0x34, C=1, d=1, after executing instruction: R=0x47, ACC=0x12, C=0.		

ADDAR	Add ACC and R
Syntax:	ADDAR R, d
Operand:	$0 \le R \le 63$ d = 0, 1.
Operation:	ACC + R $\rightarrow$ dest
Status affected:	Z, DC, C
Description:	Add the contents of ACC and R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	ADDAR R, d before executing instruction: ACC=0x12, R=0x34,C=1, d=1, after executing instruction: R=0x46, ACC=0x12, C=0.

ADCIA	Add ACC and Immediate with Carry
Syntax:	ADCIA i
Operand:	$0 \le i < 255$
Operation:	$ACC + i + C \to ACC$
Status affected:	Z, DC, C
Description:	Add the contents of ACC and the 8-bit immediate data i with Carry. The result is placed in ACC.
Cycle:	1
Example:	ADCIA i before executing instruction: ACC=0x12, i=0x34, C=1, after executing instruction: ACC=0x47, C=0.

ADI	DIA	Add ACC and Immediate
Syn	tax:	ADDIA i
Оре	erand:	0 ≤ i < 255
Ope	eration:	$ACC + i \to ACC$
Stat	us affected:	Z, DC, C
Des	cription:	Add the contents of ACC with the 8-bit immediate data i. The result is placed in ACC.
Сус	le:	1
Exa	b	ADDIA i before executing instruction: ACC= $0x12$ , i= $0x34$ , C=1, fter executing instruction: ACC= $0x46$ , C= $0$ ,.

ANDAR	AND ACC and R	BCR	Clear Bit in R		
		Syntax:	BCR R, bit		
Syntax:	ANDAR R, d	Operand:	$0 \le R \le 63$		
Operand:	$0 \le R \le 63.$		$0 \le bit \le 7$		
	d = 0, 1.	Operation:	$0 \rightarrow R[bit]$		
Operation:	ACC & R $\rightarrow$ dest	Status affected:			
Status affected: Z		Description:	Clear the bit <sup>th</sup> position in R.		
Description:	The content of ACC is AND'ed with R. If d is 0, the result is	Cycle:	1		
	stored in ACC. If d is 1, the result is stored back to R.	Example:	BCR R,B2 before executing instruction:		
Cycle:	1		R=0x5A, B2=0x3, after executing instruction:		
Example:	•		R=0x52.		

ANDIA	AND Immediate with ACC	BSR	Set Bit in R
		Syntax:	BSR R, bit
Syntax:	ANDIA i	Operand:	$0 \le R \le 63$
Operand:	0 ≤ i < 255		$0 \le bit \le 7$
Operation:	ACC & i $\rightarrow$ ACC	Operation:	1 →R[bit]
Status affected:	Z	Status affected:	
Description:	The content of ACC register is	Description:	Set the bit <sup>th</sup> position in R.
	AND'ed with the 8-bit immediate	Cycle:	1
	data i. The result is placed in ACC.	Example:	BSR R,B2
Cycle:	1		before executing instruction: R=0x5A, B2=0x2,
Example:	ANDIA i before executing instruction: ACC=0x5A, i=0xAF, after executing instruction: ACC=0x0A, Z=0.		after executing instruction: R=0x5E.

BTRSC	Test Bit in R and Skip if Clear	CALL	Call Subroutine	
Syntax:	BTRSC R, bit	Syntax:	CALL adr	
Operand:	$0 \leq R \leq 63$	Operand:	$0 \leq adr < 255$	
	$0 \leq bit \leq 7$	Operation:	PC + 1 $\rightarrow$ Top of Stack	
Operation:	Skip next instruction, if R[bit] = 0.	Status affected:	${PCHBUF, adr} \rightarrow PC$	
Status affected:				
Description: If R	bit] = 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.		The return address (PC + 1) is pushed onto top of Stack. The 8-bit immediate address adr is loaded into PC[7:0] and PCHBUF[1:0] is loaded into PC[9:8].	
Cycle:	1 or 2(skip)	Cycle:	2	
Example:	BTRSC R, B2 Instruction1 Instruction2 before executing instruction: R=0x5A, B2=0x2, after executing instruction: because R[B2]=0, instruction1 will not be executed, the program will start execute instruction from instruction2.	before PC=/ after e PC=	CALL SUB before executing instruction: PC=A0. Stack pointer=1 after executing instruction: PC=address of SUB, Stack[1] = A0+1, Stack pointer=2.	

BTRSS	Test Bit in R and Skip if Set
Syntax:	BTRSS R, bit
Operand:	$\begin{array}{rrrr} 0 & \leq \ R & \leq 63 \\ 0 & \leq \ bit & \leq 7 \end{array}$
Operation:	Skip next instruction, if R[bit] = 1.
Status affected:	
Description:	If R[bit] = 1,, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1 or 2(skip)
Example:	BTRSS R, B2 Instruction2 Instruction3 before executing instruction: R=0x5A, B2=0x3, after executing instruction: because R[B2]=1, instruction2 will not be executed, the program will start execute instruction from instruction3.

CALLA	Call Subroutine
Syntax:	CALLA
Operand:	
Operation:	PC + 1 Top of Stack $\{TBHP, ACC\} \rightarrow PC$
Status affected: -	-
Description: The	return address (PC + 1) is pushed onto top of Stack. The contents of TBHP[1:0] is loaded into PC[9:8] and ACC is loaded into PC[7:0].
Cycle:	2
Example:	CALLA before executing instruction: TBHP=0x02, ACC=0x34. PC=A0. Stack pointer=1. after executing instruction: PC=0x234, Stack[1]=A0+1, Stack pointer=2

CLRA	Clear ACC	CLRWDT	Clear Watch-Dog Timer
-		Syntax:	CLRWDT
Syntax:	CLRA	Operand:	
Operand:		Operation:	00h →WDT,
Operation:	$00h \rightarrow ACC$	Operation.	$00h \rightarrow WDT$ prescaler
	$1 \rightarrow Z$		$1 \rightarrow /TO$
Status affected:	Z		$1 \rightarrow /PD$
Description:	ACC is clear and Z is set to 1.	Status affected:	/TO, /PD
Cycle:	1	Description:	Executing CLRWDT will reset
Example:	CLRA before executing instruction: ACC=0x55, Z=0. after executing instruction: ACC=0x00, Z=1.		WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO and /PD will be set to 1.
		Cycle:	1
		Example:	CLRWDT
			before executing instruction: /TO=0
			after executing instruction: /TO=1

CLRR	Clear R	COMR	Complement R
		Syntax:	COMR R, d
Syntax:	CLRR R	Operand:	$0 \le R \le 63$
Operand:	$0 \le R \le 63$		d = 0, 1.
Operation:	$00h \rightarrow R$	Operation:	~R →dest
	$1 \rightarrow Z$	Status affected:	Z
Status affected:	Z	Description:	The content of R is
Description:	The content of R is clear and Z is set to 1.		complemented. If d is 0, the result is stored in ACC. If d is 1, the result
Cycle:	1		is stored back to R.
Example:	CLRR R	Cycle:	1
	before executing instruction: R=0x55, Z=0. after executing instruction: R=0x00, Z=1.	Example:	COMR , d before executing instruction: R=0xA6, d=1, Z=0. after executing instruction: R=0x59, Z=0.

Ver. 1.5

CMPAR	Compare ACC and R	DECR	Decrease R
	•	Syntax:	DECR R, d
Syntax:	CMPAR R	Operand:	$0 \le R \le 63$
Operand:	$0 \le R \le 63$	oporana	d = 0, 1.
Operation:	R - ACC $\rightarrow$ (No restore)	Operation:	R - 1 →dest
Status affected:	Z, C	Status affected:	Z
Description:	Compare ACC and R by subtracting ACC from R with 2's complement representation. The content of ACC and R is not	Description:	Decrease R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
	changed.	Cycle:	1
Cycle:	1	Example:	DECR R, d
Example:	CMPAR R before executing instruction: R=0x34, ACC=12, Z=0, C=0. after executing instruction: R=0x34, ACC=12, Z=0, C=1.		before executing instruction: R=0x01, d=1, Z=0. after executing instruction: R=0x00, Z=1.

DAA	Convert ACC Data Format from	DECRSZ	Decrease R, Skip if 0
<b>•</b> • •	Hexadecimal to Decimal	Syntax:	DECRSZ R, d
Syntax:	DAA	Operand:	$0 \le R \le 63$
Operand:		oporana	d = 0, 1.
Operation:	$ACC(hex) \rightarrow ACC(dec)$	Operation:	R - 1 →dest,
Status affected:	С	oporation	Skip if result = $0$
Description:	Convert ACC data format from hexadecimal format to decimal	Status affected:	
fo re in: ac	format after addition operation and restore result to ACC. DAA instruction must be placed after addition operation if decimal format is required.	Description:	Decrease R first. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R. If result is 0, the next instruction which is already fetched is discarded and a NOP is executed
Cycle:	1		instead. Therefore it makes this
Example:	ADDAR R,d		instruction a two-cycle instruction.
	DAA before executing instruction: ACC=0x28, R=0x25, d=0. after executing instruction: ACC=0x53, C=0.	Cycle:	1 or 2(skip)
		Example:	DECRSZ R, d instruction2 instruction3 before executing instruction: R=0x1, d=1, Z=0. after executing instruction: R=0x0, Z=1, and instruction will skip instruction2 execution

zero.

because the operation result is

DISI	Disable Interrupt Globally	GOTO	Unconditional Branch
_		Syntax:	GOTO adr
Syntax:	DISI	Operand:	0 ≤ adr < 511
Operand:		oporandi	
Operation:	Disable Interrupt, $0 \rightarrow GIE$	Operation:	$\{PCHBUF, adr\} \rightarrow PC$
Status affected:		Status affected:	
Description: Cycle:	GIE is clear to 0 in order to disable all interrupt requests.	Description:	GOTO is an unconditional branch instruction. The 9-bit immediate address adr is loaded into PC[8:0] and PCHBUF[1] is loaded into PC[9].
Example:	DISI	Cycle:	2
	before executing instruction: GIE=1. After executing instruction: GIE=0.	Example:	GOTO Level before executing instruction: PC=A0. after executing instruction: PC=address of Level.

		GOTOA	Unconditional Branch
ENI	Enable Interrupt Globally	Syntax:	GOTOA
Syntax:	ENI	Operand:	
Operand:		Operation:	$\{\text{TBHP, ACC}\} \rightarrow \text{PC}$
Operation:	Enable Interrupt, 1 $\rightarrow$ GIE	Status affected:	
Status affected:		Description:	GOTOA is an unconditional branch
Description:	GIE is set to 1 in order to enable all interrupt requests.		instruction. The content of TBHP[1:0] is loaded into PC[9:8] and ACC is loaded into PC[7:0].
Cycle:	1	Cycle:	2
Example:	ENI before executing instruction: GIE=0. After executing instruction: GIE=1.	Example:	GOTOA before executing instruction: PC=A0. TBHP=0x02, ACC=0x34. after executing instruction: PC=0x234.

INCR	Increase B	INT	Software Interrupt
		Syntax:	INT
Syntax:	INCR R, d	Operand:	
Operand:	$0 \le R \le 63$ d = 0, 1.	Operation:	PC + 1 →Top of Stack, 001h →PC
Operation:	$R + 1 \rightarrow dest.$		00111
Status affected:	Z	Status affected:	
Description:	Increase R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.	Description:	Software interrupt. First, return address (PC + 1) is pushed onto the Stack. The address 0x001 is loaded into PC[9:0].
Cycle:	1	Cycle:	3
Example:	INCR R, d	-	-
-	before executing instruction: R=0xFF, d=1, Z=0. after executing instruction: R=0x00, Z=1.	Example:	INT before executing instruction: PC=address of INT code after executing instruction: PC=0x01

INCRSZ	Increase R, Skip if 0	IORAR	OR ACC with R
Syntax:	INCRSZ R, d	Syntax:	IORAR R, d
Operand:	$0 \le R \le 63$ d = 0, 1.	Operand:	$0 \le R \le 63$ d = 0, 1.
Operation:	$R + 1 \rightarrow dest$ ,	Operation:	ACC   R →dest
	Skip if result = 0	Status affected:	Z
Status affected:		Description:	OR ACC with R. If d is 0, the result
Description: Incre	ease R first. If d is 0, the result is stored in ACC. If d is 1, the result		is stored in ACC. If d is 1, the result is stored back to R.
	is stored back to R.	Cycle:	1
If result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.	which is already fetched is discarded and a NOP is executed	Example:	IORAR R, d before executing instruction: R=0x50, ACC=0xAA, d=1, Z=0. after executing instruction:
Cycle:	1 or 2(skip)		R=0xFA, ACC=0xAA, Z=0.
Example:	<ul> <li>INCRSZ R, d instruction2, instruction3.</li> <li>before executing instruction: R=0xFF, d=1, Z=0.</li> <li>after executing instruction: R=0x00, Z=1. And the program will skip instruction2 execution because the operation result is zero.</li> </ul>		

Ver. 1.5

IORIA	OR Immediate with ACC	IOSTR	Move F-page SFR to ACC
Syntax:	IORIA i	Syntax:	IOSTR F
Operand:	0 ≤ i < 255	Operand:	$5 \le F \le 15$
Operation:	$ACC \mid i \rightarrow ACC$	Operation:	F-page SFR $\rightarrow$ ACC
Status affected:	Z	Status affected:	
Description:	OR ACC with 8-bit immediate data	Description:	Move F-page SFR F to ACC.
	i. The result is stored in ACC.	Cycle:	1
Cycle:	1	Example:	IOSTR F
Example:	IORIA i before executing instruction: i=0x50, ACC=0xAA, Z=0. after executing instruction: ACC=0xFA, Z=0.		before executing instruction: F=0x55, ACC=0xAA. after executing instruction: F=0x55, ACC=0x55.

IOST	Load F-page SFR from ACC	LCALL	Call Subroutine		
Syntax:	IOST F	Syntax:	LCALL adr		
Operand:	$0 \le F \le 15$	Operand:	$0 \leq adr \leq 1023$		
Operation:	ACC $\rightarrow$ F-page SFR	Operation:	PC + 1 $\rightarrow$ Top of Stack, adr $\rightarrow$ PC[9:0]		
Status affected:			au $\rightarrow FO[9.0]$		
Description:	F-page SFR F is loaded by content	Status affected:			
	of ACC.	Description: The return address (PC + 1) is			
Cycle:	1		pushed onto top of Stack. The 10-bit immediate address adr is loaded		
Example:	IOST F		into PC[9:0].		
	before executing instruction: F=0x55, ACC=0xAA.	Cycle:	2		
	after executing instruction:	Example:	LCALL SUB		
	F=0xAA, ACC=0xAA.		before executing instruction: PC=A0. Stack level=1 after executing instruction: PC=address of SUB, Stack[1]= A0+1, Stack pointer =2.		

Ver. 1.5

LGOTO	Unconditional Branch	MOVIA	Move Immediate to ACC	
		Syntax:	MOVIA i	
Syntax:	LGOTO adr	Operand:	0 ≤ i < 255	
Operand:	$0 \leq adr \leq 1023$	Operation:	i →ACC	
Operation:	adr $\rightarrow$ PC[9:0].	Status affected:		
Status affected:		Description:	The content of ACC is loaded with	
Description:	LGOTO is an unconditional branch instruction. The 10-bit immediate address adr is loaded into PC[9:0].	Cycle: Example:	8-bit immediate data i. 1 MOVIA i	
Cycle:	2	Example.	before executing instruction:	
Example:	LGOTO Level before executing instruction: PC=A0. after executing instruction: PC=address of Level.		i=0x55, ACC=0xAA. after executing instruction: ACC=0x55.	

		MOVR	Move R to ACC or R		
MOVAR	Move ACC to R	Syntax:	MOVR R, d		
Syntax:	MOVAR R	Operand:	$0 \le R \le 63$		
Operand:	$0 \le R \le 63$	operand.	d = 0, 1.		
Operation:	$ACC \rightarrow R$	Operation:	$R \rightarrow dest$		
Status affected:		Status affecte	d: Z		
Description: Cycle: Example:	Move content of ACC to R. 1 MOVAR R before executing instruction: R=0x55, ACC=0xAA. after executing instruction:	Description: T	he content of R is move to destination. If d is 0, destination is ACC. If d is 1, destination is R and it can be used to check whether R is zero according to status flag Z after execution.		
		Cycle:	1		
	R=0xAA, ACC=0xAA.	Example:	MOVR R, d before executing instruction: R=0x0, ACC=0xAA, Z=0, d=0.		

after executing instruction: R=0x0, ACC=0x00, Z=1.

Stack

NOP	No Operation	RETIA	Return with Data in ACC		
		Syntax:	RETIA i		
Syntax:	NOP	Operand:	0 ≤ i < 255		
Operand:		Operation:			
Operation:	No operation.		i→ACC,		
Status affected:			Top of Stack $\rightarrow$ PC		
	No operation.	Status affected:			
Description: Cycle: Example:	1	Description: ACC is loaded with 8-bit immediate data i and PC is loaded from top Stack as return address and GIE set to 1.			
	NOP	Cycle:	2		
	before executing instruction: PC=A0 after executing instruction: PC=A0+1	Example:	RETIA i before executing instruction: GIE=0, Stack pointer =2. i=0x55, ACC=0xAA. after executing instruction:		

RETIE	Return from Interrupt and Enable Interrupt Globally
Syntax:	RETIE
Operand:	
Operation:	Top of Stack $\rightarrow$ PC 1 $\rightarrow$ GIE
Status affected:	
Description:	The PC is loaded from top of Stack as return address and GIE is set to 1.
Cycle:	2
Example:	RETIE before executing instruction: GIE=0, Stack level=2. after executing instruction: GIE=1, PC=Stack[2], Stack pointer=1.

RET	Return from Subroutine
Syntax:	RET
Operand:	
Operation:	Top of Stack $\rightarrow$ PC
Status affected:	
Description:	PC is loaded from top of Stack as return address.
Cycle:	2
Example:	RET before executing instruction: Stack level=2. after executing instruction: PC=Stack[2], Stack level=1.

GIE=1, PC=Stack[2], pointer =1. ACC=0x55.

RLR	Rotate Left R Through Carry
Syntax:	RLR R, d
Operand:	$0 \le R \le 63$ d = 0, 1.
Operation:	C →dest[0], R[7]→C, R[6:0] →dest[7:1]
С	R
Status affecte b7	b6 b5 b4 b3 b2 b1 b0
Cycle:	to the left through flag Carry. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Example:	RLR R, d before executing instruction: R=0xA5, d=1, C=0. after executing instruction: R=0x4A, C=1.
RRR	Rotate Right R Through Carry
Syntax:	RRR R, d
Operand:	$0 \le R \le 63$ d = 0, 1.

$0 \le R \le d$	63
	$t[7], R[7:1] \rightarrow dest[6:0],$
$R[0] \rightarrow C$	

C			F	२			
► b7	b6	b5	b4	b3	b2	<b>b</b> 1	b0

Status affected: C

Description: The c	content of R is rotated one bit to the right through flag Carry. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	RRR R, d before executing instruction: R=0xA5, d=1, C=0. after executing instruction: R=0x52, C=1.

	OTOACCE
SBCAR	Subtract ACC and Carry from R
Syntax:	SBCAR R, d
Operand:	$0 \le R \le 63$ d = 0, 1.
Operation:	$R + (\sim ACC) + C \rightarrow dest$
Status affected:	Z, DC, C
Description:	Subtract ACC and Carry from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	SBCAR R, d
	<ul> <li>(a) before executing instruction: R=0x05, ACC=0x06, d=1, C=0.</li> <li>after executing instruction: R=0xFE, C=0. (-2)</li> </ul>
	<ul> <li>(b) before executing instruction: R=0x05, ACC=0x06, d=1, C=1.</li> <li>after executing instruction: R=0xFF, C=0. (-1)</li> </ul>
	<ul> <li>(c) before executing instruction: R=0x06, ACC=0x05, d=1, C=0.</li> <li>after executing instruction: R=0x00, C=1. (-0), Z=1.</li> </ul>
	(d) before executing instruction: R=0x06, ACC=0x05, d=1, C=1. after executing instruction: R=0x1, C=1. (+1)

SBCIA	Subtract ACC and Carry from Immediate	SFUNR	Move S-page SFR from ACC
Syntax:	SBCIA i	Syntax:	SFUNR S
Operand:	0 ≤ i < 255	Operand:	$0 \le S \le 15$
Operation:	i + (~ACC) + C $\rightarrow$ dest	Operation:	S-page SFR $\rightarrow$ ACC
Status affected:	Z, DC, C	Status affected:	
Description:	Subtract ACC and Carry from 8-bit	Description:	Move S-page SFR S to ACC.
•	immediate data i with 2's	Cycle:	1
	complement representation. The result is placed in ACC.	Example:	SFUNR S
Cycle: Example:	1 SBCIA i (a) before executing instruction: i=0x05, ACC=0x06, C=0. after executing instruction: ACC=0xFE, C=0. (-2) (b) before executing instruction: i=0x05, ACC=0x06, C=1. after executing instruction:		before executing instruction: S=0x55, ACC=0xAA. after executing instruction: S=0x55, ACC=0x55.
	<ul> <li>ACC=0xFF, C=0. (-1)</li> <li>(c) before executing instruction: i=0x06, ACC=0x05, C=0. after executing instruction: ACC=0x00, C=1. (-0), Z=1.</li> <li>(d) before executing instruction: i=0x06, ACC=0x05, C=1. after executing instruction: ACC=0x1, C=1. (+1)</li> </ul>		

SFUN	Load S-page SFR to ACC	SLEEP	Enter Halt Mode
Syntax:	SFUN S	Syntax:	SLEEP
Operand:	$0 \leq S \leq 15$	Operand:	
Operation: Status affected:	ACC $\rightarrow$ S-page SFR	Operation:	00h $\rightarrow$ WDT, 00h $\rightarrow$ WDT prescaler
Description:	 S-page SFR S is loaded by content		$\begin{array}{c} 1 \rightarrow /\text{TO} \\ 0 \rightarrow /\text{PD} \end{array}$
	of ACC.	Status affected:	/TO, /PD
Cycle: Example:	1 SFUN S before executing instruction: S=0x55, ACC=0xAA.	Description:	WDT and Prescaler0 are clear to 0. /TO is set to 1 and /PD is clear to 0. IC enter Halt mode.
	after executing instruction:	Cycle:	1
	S=0xAA, ACC=0xAA.	Example:	SLEEP before executing instruction: /PD=1, /TO=0. after executing instruction: /PD=0, /TO=1.
	65	5	Ver. 1.5 2018/07/20

SUBAR	Subtract ACC from R	SWAPR	Swap High/Low Nibble in R	
		Syntax:	SWAPR R, d	
Syntax:	SUBAR R, d	Operand:	$0 \le R \le 63$	
Operand:	$0 \le R \le 63$	oporanai	d = 0, 1.	
	d = 0, 1.	Operation:	P[2:0] \ doct[7:4]	
Operation:	$R - ACC \rightarrow dest$	Operation:	$\begin{array}{l} R[3:0] \longrightarrow dest[7:4].\\ R[7:4] \longrightarrow dest[3:0] \end{array}$	
Status affected:	Z, DC, C			
Descriptions	Culture at ACC fuerre Duvith O's	Status affected:		
Description:	ription: Subtract ACC from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.		he high nibble and low nibble of R is exchanged. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.	
Cycle:	1	Cycle:	1	
Example:	SBCAR R, d	Example:	SWAPR R, d	
	<ul> <li>(a) before executing instruction: R=0x05, ACC=0x06, d=1.</li> <li>after executing instruction: R=0xFF, C=0. (-1)</li> </ul>		before executing instruction: R=0xA5, d=1. after executing instruction: R=0x5A.	
	<ul> <li>(b) before executing instruction: R=0x06, ACC=0x05, d=1.</li> <li>after executing instruction: R=0x01, C=1. (+1)</li> </ul>			

	Subtract ACC from Immediate	TABLEA	Read ROM data	
SUBIA	Subtract ACC from Immediate	Syntax:	TABLEA	
Syntax:	SUBIA i	Operand:		
Operand:	0 ≤ i < 255			
Operation:	$i - ACC \rightarrow ACC$	Operation:	ROM data{ TBHP, ACC } [7:0] $\rightarrow$ ACC	
Status affected:	Z, DC, C		ROM data{TBHP, ACC} [13:8]	
Description:	Subtract ACC from 8-bit immediate		$\rightarrow$ TBHD.	
	data i with 2's complement representation. The result is placed	Status affected:	-	
	in ACC.	Description: The	8 least significant bits of ROM	
Cycle:	1		pointed by {TBHP[2:0], ACC} is placed to ACC.	
Example:	SUBIA i		The 6 most significant bits of ROM	
	<ul> <li>(a) before executing instruction: i=0x05, ACC=0x06.</li> </ul>		pointed by {TBHP[2:0], ACC} is placed to TBHD[5:0].	
	after executing instruction:	Cycle:	2	
	ACC=0xFF, C=0. (-1)	Example:	TABLEA	
	<ul> <li>(b) before executing instruction: i=0x06, ACC=0x05, d=1, .</li> <li>after executing instruction: ACC=0x01, C=1. (+1)</li> </ul>		before executing instruction: TBHP=0x02,CC=0x34. TBHD=0x01. ROM data[0x234]=0x35AA. after executing instruction: TBHD=0x35, ACC=0xAA.	

ТОМО	Load ACC to T0MD	XORAR	Exclusive-OR ACC with R
		Syntax:	XORAR R, d
Syntax:	TOMD	Operand:	$0 \le B \le 63$
Operand:	erand:		d = 0, 1.
Operation:	$ACC \rightarrow TOMD$	Operation:	ACC $\oplus$ R $\rightarrow$ dest
Status affected:		Status	Z
Description: Cycle:	The content of T0MD is loaded by ACC. 1	affected: Description:	Exclusive-OR ACC with R. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Example:	TOMD	Cycle:	1
	before executing instruction: T0MD=0x55, ACC=0xAA. after executing instruction: T0MD=0xAA.		XORAR R, d before executing instruction: R=0xA5, ACC=0xF0, d=1. after executing instruction: R=0x55.

TOMDR	Move T0MD to ACC	XORIA	Exclusive-OR Immediate with ACC
Syntax:	T0MDR	Syntax:	XORIA i
Operand:		Operand:	0 ≤ i < 255
Operation:	$TOMD \rightarrow ACC$	Operation:	$ACC \oplus i \rightarrow ACC$
Status affected:		Status	Z
Description: Cycle: Example:	cle: 1	affected: Description:	Exclusive-OR ACC with 8-bit immediate data i. The result is stored in ACC.
		Cycle:	1
	after executing instruction ACC=0x55.	Example:	XORIA i before executing instruction: i=0xA5, ACC=0xF0. after executing instruction: ACC=0x55.

### 5. Configuration Words

Item	Name	Options					
1	High Oscillator Frequency	1. I_HRC 2. E_HXT 3. E_XT					
2	Low Oscillator Frequency	1. I_LRC 2. E_LXT					
3	High IRC Frequency	1. 1MHz       2. 2MHz       3. 4MHz         4. 8MHz       5. 16MHz       6. 20MHz					
4	High Crystal Oscillator	$ \begin{array}{llllllllllllllllllllllllllllllllllll$					
5	Instruction Clock	1. 2 oscillator period2. 4 oscillator period					
6	WDT	<ol> <li>Watchdog Enable (Software control)</li> <li>Watchdog Disable (Always disable)</li> </ol>					
7	WDT Event	1. Watchdog Reset 2. Watchdog Interrupt					
8	Timer0 source	1. EX_CKI 2. Low Oscillator					
9	PB.3	1. PB.3 is I/O 2. PB.3 is reset					
10	PB.4	1. PB.4 is I/O       2. PB.4 is instruction clock output					
11	Startup Time	1. 140us 2. 4.5ms 3. 18ms 4. 72ms 5. 288ms					
12	WDT Time Base	1. 3.5ms 2. 15ms 3. 60ms 4. 250ms					
13	LVR Setting	1. Register Control 2. LVR Always On					
14	LVR Voltage	1.       1.6V       2.       1.8V       3.       2.0V       4.       2.2V       5.       2.4V         6.       2.7V       7.       3.0V       8.       3.3V       9.       3.6 V       10.       4.2V					
15	VDD Voltage	1. 3.0V 2. 4.5V 3. 5.0V					
16	Read Output Data	1. I/O Port 2. Register					
17	E_LXT Backup Control	1. Auto Off 2. Register Off					
18	EX_CKI to Inst. Clock	1. Sync 2. Async					
19	Startup Clock	1. Fast (I_HRC/E_HXT/E_XT) 2. Slow (I_LRC/E_LXT)					
20	PWM Output Pin	1. PB.6 2. PB.2					
21	Buzzer Output Pin	1. PB.7 2. PB.2					
22	Input High Voltage (VIH)	1. CMOS (0.7VDD) 2. TTL (0.5VDD)					
23	Input Low Voltage (V <sub>IL</sub> )	1. CMOS (0.3VDD) 2. TTL (0.2VDD)					

Table 16 Configuration Words

### 6. Electrical Characteristics

### 6.1 Absolute Maximum Rating

Symbol	Parameter	Unit	
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	-0.5 ~ +6.0	V
V <sub>IN</sub>	Input voltage	$V_{SS}$ -0.3V ~ $V_{DD}$ +0.3	V
Тор	Operating Temperature	-40 ~ +85	°C
T <sub>ST</sub>	Storage Temperature	-40 ~ +125	°C

### 6.2 DC Characteristics


(All refer FINST=FHOSC/4, FHOSC=16MHz@I\_HRC, WDT enabled, ambient temperature TA=25 °C unless otherwise specified.)

Symbol	Parameter	V <sub>DD</sub>	Min.	Тур.	Max.	Unit	Condition
			3.3				FINST=20MHz @ I_HRC/2
			2.2				FINST=20MHz @ I_HRC/4
			3.0				F <sub>INST</sub> =16MHz @ E_HXT/2
			2.0				FINST=16MHz @ E_HXT/4
V	Operating voltage		2.0		5.5	v	F <sub>INST</sub> =8MHz @ I_HRC/4 & I_HRC/2
$V_{DD}$	Operating voltage		2.0		5.5	v	F <sub>INST</sub> =8MHz @ E_HXT/4 & E_HXT/2
			10				F <sub>INST</sub> =4MHz @ I_HRC/4 & I_HRC/2
			1.8				F <sub>INST</sub> =4MHz @ E_XT/4 & E_XT/2
			1.8				FINST=32KHz @ I_LRC/4 & I_LRC/2
			1.0				FINST=32KHz @ E_LXT/4 & E_LXT/2
		5V	4.0			v	RSTb (0.8V <sub>DD</sub> )
		ЗV	2.4			v	
VIH	Input high voltage	5V	3.5			v	All other I/O pins, EX_CKI, INT
VIH	input nigh voltage	ЗV	2.1			v	CMOS (0.7V <sub>DD</sub> )
		5V	2.5			v	All other I/O pins, EX_CKI
		ЗV	1.5			v	TTL (0.5V <sub>DD</sub> )
		5V			1.0	v	RSTb (0.2V₀₀)
		ЗV			0.6	v	
VIL	Input low voltage	5V			1.5	v	All other I/O pins, EX_CKI, INT
VIL	input iow voltage	ЗV			0.9	v	CMOS (0.3V <sub>DD</sub> )
		5V			1.0	v	All other I/O pins, EX_CKI
		ЗV			0.6	v	TTL (0.2V <sub>DD</sub> )
Іон	Output high current	5V		-20		mA	V <sub>OH</sub> =4.0V
ЮП		3V		-10			V <sub>OH</sub> =2.0V
Iol	Output low current	5V		40		mA	V <sub>OL</sub> =1.0V
IUL		3V		26			
I <sub>IR</sub>	IR sink current	5V		40		mA	Normal IR
νin		3V		26			


Symbol	Parameter	V <sub>DD</sub>	Min.	Тур.	Max.	Unit	Condition
		Normal Mode					
		5V		2.7			
		ЗV		1.3		mA	F <sub>HOSC</sub> =20MHz @ I_HRC/2 & E_HXT/2
		5V		2.1		<b>س</b> ۸	
		ЗV		1.0		mA	FHOSC=20MHz @ I_HRC/4 & E_HXT/4
		5V		2.4		mA	F <sub>HOSC</sub> =16MHz @ I HRC/2 & E HXT/2
		ЗV		1.1		ША	
		5V		1.9		mA	FHOSC=16MHz @ I HRC/4 & E HXT/4
		3V		0.8			
		5V		1.5		mA	FHOSC=8MHz @ I_HRC/2 & E_HXT/2
		3V		0.7			
		5V		1.3		mA	FHOSC=8MHz @ I_HRC/4 & E_HXT/4
		3V		0.5			
		5V		1.1		mA	F <sub>HOSC</sub> =4MHz @ I HRC/2 & E HXT/2
IOP	Operating current	3V		0.5		1117 \	
IOP	Operating current	5V		0.9		mA	F <sub>HOSC</sub> =4MHz @ I_HRC/4 & E_HXT/4
		ЗV		0.4			
		5V		0.9		mA	F <sub>HOSC</sub> =1MHz @ I HRC/2 & E HXT/2
		3V		0.4		шА	
		5V		0.8		mA	F <sub>HOSC</sub> =1MHz @ I_HRC/4 & E_HXT/4
		3V		0.4			
			1	1		S	low mode
		5V		6.0		uA	FHOSC disabled,
		3V		2.7			FLOSC=32KHz @ I_LRC/2
		5V		7.0		uA	$F_{HOSC}$ disabled,
		3V		2.9			FLOSC=32KHz @ E_LXT/2.
		5V		4.3		uA	F <sub>HOSC</sub> disabled, F <sub>LOSC</sub> =32KHz @ I_LRC/4
		3V		1.8			
		5V		5.3		uA	F <sub>HOSC</sub> disabled, F <sub>LOSC</sub> =32KHz @ E_LXT/4.
		3V		2.0			
I <sub>STB</sub>	Standby current	5V		2.7		uA	Standby mode, F <sub>HOSC</sub> disabled, F <sub>LOSC</sub> =32KHz @ I_LRC/4
		3V		1.1			
		5V 3V			0.5	uA	Halt mode, WDT disabled.
HALT	Halt current	3V 5V			0.2		
		3V			5.0	uA	Halt mode, WDT enabled.
		3V 5V		50	2.0		
Rph	Pull-High resistor	3V 3V		100		kΩ	Pull-High resistor
		5V		50			
$R_{PL}$	Pull-Low resistor	3V 3V		100		kΩ	Pull-Low resistor
		37		100			

### 6.3 Characteristic Graph







6.3.2 Frequency vs. Temperature of I\_HRC



6.3.3 Frequency vs.  $V_{DD}$  of I\_LRC




### 6.3.4 Frequency vs. Temperature of I\_LRC



### 6.4 Recommended Operating Voltage


Recommended Operating Voltage (Temperature range: -40  $^{\circ}$ C ~ +85  $^{\circ}$ C)

Frequency	Min. Voltage	Max. Voltage	LVR : default (25 ℃)	LVR : Recommended (-40 ℃ ~ +85 ℃)
20M/2T	3.3V	5.5V	3.6V	4.2V
16M/2T	3.0V	5.5V	3.3V	3.6V
20M/4T	2.2V	5.5V	2.4V	3.0V
16M/4T	2.0V	5.5V	2.2V	2.4V
8M(2T or 4T)	2.0V	5.5V	2.2V	2.4V
$\leq$ 6M(2T or 4T)	1.8V	5.5V	2.0V	2.2V




### 6.5 LVR vs. Temperature

### 7. Die Pad Diagram




### 8. Package Dimension


### 8.1 8-Pin Plastic SOP (150 mil)



### 8.2 14-Pin Plastic SOP (150 mil)



### 8.3 14-Pin Plastic DIP (300 mil)



	INCHES			MILLIMETERS		
	MIN	TYP	MAX	MIN	TYP	MAX
А	0.730		0.810	18.54	870	20.57
в	0.240		0.260	6.09	()	6.60
С	10	14	0.200	•	121	5.08
D	0.015		0.020	0.38		0.51
F	0.03	( a (	0.060	0.76	8-8	1.52
G	0.100 BSC			2.54 BSC		
н	0.050	17	0.090	1.27	-	2.28
J	0.008	-	0.015	0.20	14	0.38
к	0.125			3.18	873	
L	0.300 BSC			7.62 BSC		
М	10 10	14	15°	5	843	15°

### 9. Ordering Information

P/N	Package Type	Pin Count	Package Width	Shipping
CY8A53D	Die			
CY8A53DS8	SOP	8	150 mil	<u>Tape &amp; Reel</u> : 2.5K pcs per Reel <u>Tube</u> : 100 pcs per Tube
CY8A53DS14	SOP	14	150 mil	<u>Tape &amp; Reel</u> : 2.5K pcs per Reel <u>Tube</u> : 50 pcs per Tube
CY8A53DP14	PDIP	14	300 mil	Tube: 25 pcs per Tube