

18 I/O + 13-ch ADC 8-bit EPROM-Based MCU

Version 1.4

Aug. 29, 2019

Revision History

Version	Date	Description	Modified Page
1.0	2018/08/09	Formal release.	-
1.1	2018/12/27	Remove die pad diagram.	-
1.2	2019/04/23	Update the PA3 pin function.	14, 15
1.3	2019/07/04	Revise Pin Assignment. Modify the description of DAA instruction.	14 98
1.4	2019/08/29	 Modify the descriptions of DAA and RETIA instruction. Remove GOTO, CALL instructions and use LGOTO, LCALL instead. 	98, 103

Table of Contents

1. General Description	1.	. / 2	_		
1.1 Features. 1.2 Block Diagram 1.3 Pin Assignment. 1.4 Pin Description 2. Memory Organization 2.1 Program Memory. 2.2 Data Memory 3.5 Function Description. 3.1 R-page Special Function Register. 3.1.1 INDF (Indirect Addressing Register). 3.1.2 TMR0 (Timer0 Register). 3.1.3 PCL (Low Byte of PC[10:0]). 3.1.4 STATUS (Status Register). 3.1.5 FSR (Register File Selection Register). 3.1.6 PortA (PortA Data Register). 3.1.7 PortB (PortB Data Register). 3.1.8 PORT (PortC Data Register). 3.1.9 PCON (Power Control Register). 3.1.10 BWUCON (PortB Wake-up Control Register). 3.1.11 PCHBUF (High Byte of PC). 3.1.12 ABPLCON (PortB Pull-Low Resistor Control Register). 3.1.13 BPHCON (PortB Pull-High Resistor Control Register). 3.1.14 CPHCON (PortC Pull-High Resistor Control Register). 3.1.15 INTE (Interrupt Enable Register). 3.1.16 INTF (Interrupt Enable Register). 3.1.17 ADMD (ADC mode Register). 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register).	1				
1.2 Block Diagram 1.3 Pin Assignment	••			•	
1.3 Pin Assignment 1.4 Pin Description					
2. Memory Organization 2.1 Program Memory 2.2 Data Memory 3. Function Description 3.1 R-page Special Function Register 3.1.1 INDF (Indirect Addressing Register) 3.1.2 TMR0 (Timer0 Register) 3.1.3 PCL (Low Byte of PC[10:0]) 3.1.4 STATUS (Status Register) 3.1.5 FSR (Register File Selection Register) 3.1.6 PortA (PortA Data Register) 3.1.7 PortB (PortB Data Register) 3.1.8 PORC (PortC Data Register) 3.1.9 PCON (Power Control Register) 3.1.10 BWUCON (PortB Wake-up Control Register) 3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Flag Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)					
2. Memory Organization 2.1 Program Memory 2.2 Data Memory 3. Function Description 3.1 R-page Special Function Register 3.1.1 INDF (Indirect Addressing Register) 3.1.2 TMR0 (Timer0 Register) 3.1.3 PCL (Low Byte of PC[10:0]) 3.1.4 STATUS (Status Register) 3.1.5 FSR (Register File Selection Register) 3.1.6 PortA (PortA Data Register) 3.1.7 PortB (PortB Data Register) 3.1.8 PortC (PortC Data Register) 3.1.9 PCON (Power Control Register) 3.1.10 BWUCON (PortB Wake-up Control Register) 3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortB Pull-Hugh Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)					
2.1 Program Memory 2.2 Data Memory 3. Function Description 3.1 R-page Special Function Register 3.1.1 INDF (Indirect Addressing Register) 3.1.2 TMR0 (Timer0 Register) 3.1.3 PCL (Low Byte of PC[10:0]) 3.1.4 STATUS (Status Register) 3.1.5 FSR (Register File Selection Register) 3.1.6 PortA (PortA Data Register) 3.1.7 PortB (PortB Data Register) 3.1.8 PortC (PortC Data Register) 3.1.9 PCON (Power Control Register) 3.1.10 BWUCON (PortB Wake-up Control Register) 3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTE (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)		1.4	Pin De	escription	15
3. Function Description 3.1 R-page Special Function Register 3.1.1 INDF (Indirect Addressing Register) 3.1.2 TMR0 (Timer0 Register) 3.1.3 PCL (Low Byte of PC[10:0]) 3.1.4 STATUS (Status Register) 3.1.5 FSR (Register File Selection Register) 3.1.6 PortA (PortA Data Register) 3.1.7 PortB (PortB Data Register) 3.1.8 PortC (PortC Data Register) 3.1.9 PCON (Power Control Register) 3.1.10 BWUCON (PortB Wake-up Control Register) 3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)	2.	Mei	mory O	Organization	17
3.1 R-page Special Function Register		2.1	Progra	am Memory	17
3.1.1 INDF (Indirect Addressing Register)		2.2	Data M	Летогу	18
3.1.1 INDF (Indirect Addressing Register)	3.	Fur	nction l	Description	21
3.1.2 TMR0 (Timer0 Register)				•	
3.1.3 PCL (Low Byte of PC[10:0])			3.1.1	INDF (Indirect Addressing Register)	21
3.1.4 STATUS (Status Register) 3.1.5 FSR (Register File Selection Register) 3.1.6 PortA (PortA Data Register) 3.1.7 PortB (PortB Data Register) 3.1.8 PortC (PortC Data Register) 3.1.9 PCON (Power Control Register) 3.1.10 BWUCON (PortB Wake-up Control Register) 3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)			3.1.2		
3.1.5 FSR (Register File Selection Register)			3.1.3	PCL (Low Byte of PC[10:0])	21
3.1.6 PortA (PortA Data Register)			3.1.4	STATUS (Status Register)	22
3.1.7 PortB (PortB Data Register)			3.1.5	FSR (Register File Selection Register)	22
3.1.8 PortC (PortC Data Register) 3.1.9 PCON (Power Control Register) 3.1.10 BWUCON (PortB Wake-up Control Register) 3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)			3.1.6	PortA (PortA Data Register)	23
3.1.9 PCON (Power Control Register)			3.1.7	PortB (PortB Data Register)	23
3.1.10 BWUCON (PortB Wake-up Control Register)			3.1.8	PortC (PortC Data Register)	23
3.1.11 PCHBUF (High Byte of PC) 3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)			3.1.9	PCON (Power Control Register)	23
3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register) 3.1.13 BPHCON (PortB Pull-High Resistor Control Register) 3.1.14 CPHCON (PortC Pull-High Resistor Control Register) 3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)			3.1.10	BWUCON (PortB Wake-up Control Register)	24
3.1.13 BPHCON (PortB Pull-High Resistor Control Register)			3.1.11	PCHBUF (High Byte of PC)	24
3.1.14 CPHCON (PortC Pull-High Resistor Control Register)			3.1.12	ABPLCON (PortA/PortB Pull-Low Resistor Control Register)	24
3.1.15 INTE (Interrupt Enable Register) 3.1.16 INTF (Interrupt Flag Register) 3.1.17 ADMD (ADC mode Register) 3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)			3.1.13	BPHCON (PortB Pull-High Resistor Control Register)	25
3.1.16 INTF (Interrupt Flag Register)			3.1.14	CPHCON (PortC Pull-High Resistor Control Register)	25
3.1.17 ADMD (ADC mode Register)			3.1.15	INTE (Interrupt Enable Register)	25
3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)			3.1.16	INTF (Interrupt Flag Register)	26
			3.1.17	ADMD (ADC mode Register)	27
3.1.19 ADD (ADC output data Register)			3.1.18	ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)	28
			3.1.19	ADD (ADC output data Register)	28

	3.1.20	ADVREFH (ADC high reference voltage Register)	. 28
	3.1.21	ADCR (Sampling pulse and ADC bit Register)	. 29
	3.1.22	AWUCON (PortA Wake-up Control Register)	. 29
	3.1.23	PACON (ADC analog pin Register)	. 29
	3.1.24	INTEDG (Interrupt Edge Register)	. 30
	3.1.25	TMRH (Timer High Byte Register)	. 30
	3.1.26	ANAEN (Analog Circuit Enable Register)	. 31
	3.1.27	RFC (RFC Register)	. 31
	3.1.28	TM3RH (Timer3 High Byte Register)	. 32
	3.1.29	INTE2 (Interrupt Enable and Flag 2nd. Register)	. 32
3.2	T0MD	Register	.32
3.3	F-page	Special Function Register	34
	3.3.1	IOSTA (PortA I/O Control Register)	. 34
	3.3.2	IOSTB (PortB I/O Control Register)	.34
	3.3.3	IOSTC (PortC I/O Control Register)	. 34
	3.3.4	APHCON (PortA Pull-High Resistor Control Register)	.34
	3.3.5	PS0CV (Prescaler0 Counter Value Register)	. 35
	3.3.6	CPLCON (PortC Pull-Low Resistor Control Register)	. 35
	3.3.7	BODCON (PortB Open-Drain Control Register)	. 35
	3.3.8	CODCON (PortC Open-Drain Control Register)	. 35
	3.3.9	CMPCR (Comparator voltage select Control Register)	. 36
	3.3.10	PCON1 (Power Control Register1)	. 37
3.4	S-page	Special Function Register	.38
	3.4.1	TMR1 (Timer1 Register)	. 38
	3.4.2	T1CR1 (Timer1 Control Register1)	. 38
	3.4.3	T1CR2 (Timer1 Control Register2)	. 39
	3.4.4	PWM1DUTY (PWM1 Duty Register)	. 40
	3.4.5	PS1CV (Prescaler1 Counter Value Register)	. 40
	3.4.6	BZ1CR (Buzzer1 Control Register)	. 40
	3.4.7	IRCR (IR Control Register)	. 41
	3.4.8	TBHP (Table Access High Byte Address Pointer Register)	. 42
	3.4.9	TBHD (Table Access High Byte Data Register)	. 42
	3.4.10	TMR2 (Timer2 Register)	. 42
	3.4.11	T2CR1 (Timer2 Control Register1)	. 43
	3.4.12	T2CR2 (Timer2 Control Register2)	. 44

4

	3.4.13	PWM2DUTY (PWM2 Duty Register)	44
	3.4.14	PS2CV (Prescaler2 Counter Value Register)	45
	3.4.15	BZ2CR (Buzzer2 Control Register)	45
	3.4.16	OSCCR (Oscillation Control Register)	46
	3.4.17	TMR3 (Timer3 Register)	47
	3.4.18	T3CR1 (Timer3 Control Register1)	47
	3.4.19	T3CR2 (Timer3 Control Register2)	48
	3.4.20	PWM3DUTY (PWM3 Duty Register)	49
	3.4.21	PS3CV (Prescaler3 Counter Value Register)	49
	3.4.22	BZ3CR (Buzzer3 Control Register)	49
3.5	I/O Po	rt	50
	3.5.1	Block Diagram of IO Pins	53
3.6	TimerC)	65
3.7	Timer1	/ PWM1 / Buzzer1	66
3.8	Timer2	2 / PWM2 / Buzzer2	68
3.9	Timer3	3 / PWM3 / Buzzer3	71
		1ode	
		rier	
		oltage Detector (LVD)	
		e Comparator	
	_	·	
3.14	_	g-to-Digital Convertor (ADC)	
		ADC reference voltage	
		ADC analog input channel	
		ADC clock (ADCLK), sampling clock (SHCLK) and bit number	
0.45		ADC operation	
		-Dog Timer (WDT)	
3.16	Interru	pt	83
	3.16.1	Timer0 Overflow Interrupt	84
	3.16.2	Timer1 Underflow Interrupt	84
	3.16.3	Timer2 Underflow Interrupt	84
	3.16.4	Timer3 Underflow Interrupt	84
	3.16.5	WDT Timeout Interrupt	84
	3.16.6	PA/PB Input Change Interrupt	84
	3.16.7	External 0 Interrupt	85

5

		3.16.8	External 1 Interrupt	85
		3.16.9	External 2 Interrupt	85
		3.16.10) LVD Interrupt	85
		3.16.11	Comparator Output Status Change Interrupt	85
		3.16.12	2 ADC end of conversion Interrupt	85
	3.17	' Oscilla	ation Configuration	85
	3.18	Operat	ting Mode	88
		3.18.1	Normal Mode	89
		3.18.2	Slow Mode	89
		3.18.3	Standby Mode	89
		3.18.4	Halt Mode	90
		3.18.5	Wake-up Stable Time	90
		3.18.6	Summary of Operating Mode	91
	3.19	Reset	Process	91
4.	Inst	tructio	n Set	93
5.	Cor	nfigura	tion Words	109
6.	Ele	ctrical	110	
	6.1	Absolu	ute Maximum Rating	110
	6.2	DC Ch	naracteristics	110
	6.3	Compa	arator / LVD Characteristics	112
	6.4	ADC C	Characteristics	112
	6.5	Charac	cteristic Graph	113
		6.5.1	Frequency vs. V _{DD} of I HRC	113
		6.5.2	Frequency vs. Temperature of I_HRC	113
		6.5.3	Frequency vs. V _{DD} of I_LRC	114
		6.5.4	Frequency vs. Temperature of I_LRC	114
		6.5.5	Low Dropout Regulator vs. V _{DD}	115
		6.5.6	Low Dropout Regulator vs. Temperature	115
		6.5.7	Pull High Resistor vs. VDD	116
		6.5.8	Pull High Resistor vs. Temperature	116
		6.5.9	V _{IH} /V _{IL} vs. V _{DD}	117
		6.5.10	V _{IH} /V _{IL} vs. Temperature	118
	6.6	Recom	nmended Operating Voltage	119

6

CY8B72A

8.	Ord	lering Information	121
	7.2	20-Pin Plastic DIP (300 mil)	.120
	7.1	20-Pin Plastic SOP (300 mil)	.120
7.	Pac	kage Dimension	120
	6.8	LVD vs. Temperature	. 119
	6.7	LVR vs. Temperature	. 119

1. 概述

CY8B72A 是以EPROM作為記憶體的 8 位元微控制器,專為家電或量測等等的I/O應用設計。採用CMOS製程並同時提供客戶低成本、高性能、及高抗電磁干擾等顯著優勢。CY8B72A 核心建立在RISC精簡指令集架構可以很容易地做編輯和控制,共有55 條指令。除了少數指令需要2 個時序,大多數指令都是1 個時序即能完成,可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種中低記憶容量但又複雜的應用。

CY8B72A 内建高精度十二加一通道十二位元類比數位轉換器,與高精度電壓比較器,足以應付各種類比介面的偵測與量測。

在I/O的資源方面,CY8B72A 有18 根彈性的雙向I/O腳,每個I/O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個I/O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極(Open-Drain) 輸出。此外針對紅外線搖控的產品方面,CY8B72A內建了可選擇頻率的大電流輸出紅外載波發射口(PA3),電流可在 3V供電時達到 340mA。

CY8B72A 有四組計時器,可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。另外CY8B72A 提供3組10位元解析度的PWM輸出,3組蜂鳴器輸出可用來驅動馬達、LED、或蜂鳴器等等。

CY8B72A 採用雙時鐘機制,高速振盪或者低速振盪都可以分別選擇內部RC振盪或外部Crystal輸入。在雙時鐘機制下,CY8B72A 可選擇多種工作模式如正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與睡眠模式(Halt mode)可節省電力消耗延長電池壽命。並且微控制器在使用內部RC高速振盪時,低速振盪可以同時使用外部精準的Crystal計時。可以維持高速處理同時又能精準計算真實時間。

在省電的模式下如待機模式(Standby mode) 與睡眠模式(Halt mode)中,有多種事件可以觸發中斷喚醒CY8B72A 進入正常操作模式(Normal) 或 慢速模式(Slow mode) 來處理突發事件。

1.1 功能

- 寬廣的工作電壓: (指令週期為 4 個CPU clock,亦即 4T模式)
 2.0V~5.5V @系統頻率 ≤8MHz。
 2.2V~5.5V @系統頻率 >8MHz。
- 寬廣的工作温度:-40℃~85℃。
- 超過 ±8KV 的ESD。
- 雜訊過濾功能(Noise Filter) 打開時可容忍超過 ±4KV 的EFT。(操作電壓@5V)
- 2Kx14 bits EPROM •
- 128 bytes SRAM •
- 18 根可分別單獨控制輸入輸出方向的I/O腳(GPIO)、PA[7:0]、PB[7:0] 、PC[1:0]。
- PA[5, 3:0]、PB[3:0] 及 PC[1:0] 可選擇輸入時使用內建下拉電阻。
- PA[7:0]、PB[7:0] 及 PC[1:0]可選擇輸入時使用上拉電阻,上拉電阻可選擇 100KΩ或 1MΩ。(PA5 約為 80KΩ)
- PB[7:0]、PC[1:0] 可選擇開漏極輸出(Open-Drain)。
- PA[5] 可選擇當作輸入或開漏極輸出(Open-Drain)。

- 所有I/O腳輸出可選擇定灌電流(Constant Sink Current) 或一般灌電流(Normal Sink Current)或大灌電流 (Large Sink Current)。
- 8 層程式堆棧(Stack)。
- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器(Timer0)包含可程式化的頻率預除線路。
- 三組 10 位元下數計時器(Timer1, 2, 3)可選重複載入或連續下數計時。
- 三個 10 位元脈衝寬度調變(PWM1, 2, 3)。
- 三個蜂鳴器輸出(BZ1, 2, 3)。
- 38/57KHz紅外線載波頻率可供選擇,同時載波之極性也可以根據數據作選擇。
- 大電流輸出紅外線載波發射口,可選一般或 340mA灌電流。
- 內建準確的低電壓偵測電路(LVD)。
- 內建十二加一通道 12 位元類比數位轉換器(Analog to Digital Converter)。
- 內建準確的電壓比較器(Voltage Comparator)。
- 內建上電復位電路(POR)。
- 內建低壓復位功能(LVR)。
- 內建看門狗計時(WDT),可由程式韌體控制開關。
- 內建電阻頻率轉換器(RFC)功能。
- 雙時鐘機制,系統可以隨時切換高速振盪或者低速振盪。
 - 高速振盪: E_HXT (超過 6MHz外部高速石英振盪)
 E_XT (455K~6MHz 外部石英振盪)
 I HRC (1~20MHz内部高速RC振盪)
 - 低速振盪: E_LXT (32KHz外部低速石英振盪)
 I LRC (內部 32KHz低速RC振盪)
- 四種工作模式可隨系統需求調整電流消耗:正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode)與 睡眠模式(Halt mode)。
- 十二種硬體中斷:
 - Timer0 溢位中斷。
 - Timer1 借位中斷。
 - Timer2 借位中斷。
 - Timer3 借位中斷。
 - WDT 中斷。
 - PA/PB 輸入狀態改變中斷。
 - 三組外部中斷輸入。
 - 低電壓偵測中斷。

- 比較器輸出轉態中斷。
- 類比數位轉換完成中斷。
- CY8B72A在待機模式(Standby mode)下的十二種喚醒中斷:
 - Timer0 溢位中斷。
 - Timer1 借位中斷。
 - Timer2 借位中斷。
 - Timer3 借位中斷。
 - WDT 中斷。
 - PA/PB 輸入狀態改變中斷。
 - 三組外部中斷輸入。
 - 低電壓偵測中斷。
 - 比較器輸出轉態中斷。
 - 類比數位轉換完成中斷。
- CY8B72A在睡眠模式(Halt mode)下的五種喚醒中斷:
 - WDT 中斷。
 - PA/PB 輸入狀態改變中斷。
 - 三組外部中斷輸入。

1. General Description

CY8B72A is an EPROM based 8-bit MCU tailored for I/O based applications like home appliances or meter equipment. CY8B72A adopts advanced CMOS technology to provide customers remarkable solution with low cost, high performance and high noise immunity benefits. RISC architecture is applied to CY8B72A and it provides 55 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, CY8B72A is very suitable for those applications that are sophisticated but compact program size is required.

CY8B72A provides 12 + 1 channel high-precision 12-bit analog-to-digital converter (ADC), and high-precision analog voltage comparator. They are suitable for any analog interface detection and measurement applications.

As CY8B72A address I/O type applications, it can provide 18 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and opendrain output type through programming. Moreover, CY8B72A has built-in large infrared (IR) carrier generator (340mA@3V) with selectable IR carrier frequency and polarity for applications which demand remote control feature.

CY8B72A also provides 4 sets of timers which can be used as regular timer based on system oscillation or event counter with external trigger clock. Moreover, CY8B72A provides 3 sets of 10-bit resolution Pulse Width Modulation (PWM) output and 3 sets of buzzer output in order to drive motor/LED and buzzer.

CY8B72A employs dual-clock oscillation mechanism, either high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator or external crystal oscillator. Moreover, based on dual-clock mechanism, CY8B72A provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life. Moreover, it is possible to use internal high-frequency oscillator as CPU operating clock source and external 32KHz crystal oscillator as timer clock input, so as to accurate count real time and maintain CPU working power.

While CY8B72A operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wake-up CY8B72A to enter Normal mode and Slow mode in order to process urgent events.

11

1.1 Features

```
Wide operating voltage range: (@ 4 CPU clock per instruction, i.e. 4T mode)
```

 $2.0V \sim 5.5V$ @system clock $\leq 8MHz$.

2.2V ~ 5.5V @system clock >8MHz.

Wide operating temperature: -40 °C ~ 85 °C.

High ESD over ±8KV.

High EFT over ±4KV with Noise Filter Enable. (Operating voltage @5V)


2K x 14 bits EPROM.

128 bytes SRAM.

- 18 general purpose I/O pins (GPIO), PA[7:0], PB[7:0], PC[1:0] with independent direction control.
- PA[5, 3:0] and PB[3:0] and PC[1:0] have features of Pull-Low resistor for input pin.
- PA[7:0] and PB[7:0] and PC[1:0] have features of Pull-High resistor, the value of Pull-High resistor can be 100KΩ or 1MΩ. (PA5 is about 80KΩ)
- PB[7:0] and PC[1:0] have features of Open-Drain output.
- PA[5] have feature of input or open-drain output.
- I/O ports output current mode can be constant sink, normal sink or large sink.
- 8-level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-count timer (Timer0) with programmable prescaler.
- Three 10-bit reload or continuous down-count timers (Timer1, 2, 3).
- Three 10-bit resolution PWM (PWM1, 2, 3) output.
- Three buzzer (BZ1, 2, 3) output.
- Selectable 38/57KHz IR carrier frequency and high/low polarity according to data value.
- IR carrier sink current can be normal sink current or 340mA large sink current.
- Built-in high-precision Low-Voltage Detector (LVD).
- Built-in 12+1 channel high-precision 12-bit ADC.
- Built-in high-precision Voltage Comparator.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Built-in Resistance to Frequency Converter (RFC) function.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
 - High oscillation: E HXT (External High Crystal Oscillator, above 6MHz)
 - E_XT (External Crystal Oscillator, 455K~6MHz)
 - I HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
 - Low oscillation: E LXT (External Low Crystal Oscillator, about 32KHz)
 - I_LRC (Internal 32KHz oscillator)
- Four kinds of operation mode to reduce system power consumption:
 - Normal mode, Slow mode, Standby mode and Halt mode.
- Twelve hardware interrupt events:
 - Timer0 overflow interrupt.
 - Timer1 underflow interrupt.

- Timer2 underflow interrupt.
- Timer3 underflow interrupt.
- WDT timeout interrupt.
- PA/PB input change interrupt.
- 3 set External interrupt.
- LVD interrupt.
- Comparator output status change interrupt.
- ADC end-of-convert interrupt.
- Twelve interrupt events to wake-up CY8B72A from Standby mode:
 - Timer0 overflow interrupt.
 - Timer1 underflow interrupt.
 - Timer2 underflow interrupt.
 - Timer3 underflow interrupt.
 - WDT timeout interrupt.
 - PA/PB input change interrupt.
 - 3 set External interrupt.
 - LVD interrupt.
 - Comparator output status change interrupt.
 - ADC end-of-convert interrupt.
- Five interrupt events to wake-up CY8B72A from Halt mode:
 - WDT timeout interrupt.
 - PA/PB input change interrupt.
 - 3 set External interrupt.

1.2 Block Diagram



1.3 Pin Assignment

CY8B72A provides two kinds of package type which are DIP/SOP20 and SOP16.




Figure 1 Package pin assignment

1.4 Pin Description

Pin Name	I/O	Description
PA0/ AIN0/ VREFH	I/O	PA0 is bidirectional I/O pin, and can be comparator analog input pins. AIN0 is ADC analog input pin. Moreover it can be ADC external high reference voltage source.
PA1/ AIN1	I/O	PA1 is bidirectional I/O pin, and can be comparator analog input pins. AIN1 is ADC analog input pin.
PA2/ AIN2/ PWM3/ BZ3/ EX_CKI1/ SDI	I/O	PA2 is a bidirectional I/O pin, and can be comparator analog input pin. AIN2 is ADC analog input pin. PA2 can be the output of PWM3 or Buzzer3. PA2 can be Timer2/3 clock source EX_CKI1. PA2 can be programming pad SDI.
PA3/ AIN3/ LIR/ INT1/ SDO	I/O	PA3 is a bidirectional I/O pin, and can be comparator analog input pin. AIN3 is ADC analog input pin. If IR mode is enabled, PA3 is IR carrier output with large sink current. PA3 can be the input pin of external interrupt INT1. PA3 also can be programming pad SDO.
PA4/ AIN4/ EX_CKI0/ INT0/ SCK	I/O	PA4 is a bidirectional I/O pin, and can be comparator analog input pin. AIN4 is ADC analog input pin. PA4 can be the Timer0/1 clock source EX_CKI0. PA4 can be the input pin of external interrupt INT0. PA4 can be programming pad SCK.
PA5/ RSTb/ INT2/ Vpp	I/O	PA5 is an input pin or open-drain output pin. PA5 can be the reset pin RSTb. PA5 can be the input pin of external interrupt INT2. If this pin is more than 7.75V, it also can make CY8B72A enter EPROM programming mode.
PA6/ Xin	I/O	PA6 is a bidirectional I/O pin, and can be comparator analog input pin. PA6 can be the input pin of crystal oscillator Xin.
PA7/ Xout	I/O	PA7 is a bidirectional I/O pin, and can be comparator analog input pin. PA7 can be the output pin of crystal oscillator Xout. PA7 also can be output of instruction clock.
PB0	I/O	PB0 is a bidirectional I/O pin, and can be comparator analog input pin.
PB1/ AIN5/ IR	I/O	PB1 is a bidirectional I/O pin, and can be comparator analog input pin. AIN5 is ADC analog input pin. If IR mode is enabled, PB1 is IR carrier output with normal sink current.
PB2/ AIN6/ BZ2	I/O	PB2 is a bidirectional I/O pin, and can be comparator analog input pin. AIN6 is ADC analog input pin. PB2 can be the output Buzzer2.
PB3/ AIN7/ BZ1/ CMPO/ T3OUT/ SDO	I/O	PB3 is a bidirectional I/O pin, and can be comparator analog input pin. AIN7 is ADC analog input pin. PB3 can be the output of Buzzer1 or comparator output. Timer3 match output pin, T3OUT toggles when Timer3 underflow occurs. PB3 can be programming pad SDO.
PB4/ AIN8/ PWM1/ T1OUT	I/O	PB4 is a bidirectional I/O pin, and can be comparator analog input pin. AIN8 is ADC analog input pin. PB4 can be the output PWM1. Timer1 match output pin, T1OUT toggles when Timer1 underflow occurs.

CY8B72A

Pin Name	I/O	I/O Description		
PB5/ AIN9	I/O	PB5 is a bidirectional I/O pin, and can be comparator analog input pin. AIN9 is ADC analog input pin.		
PB6/ AIN10/ PWM2	I/O	PB6 is a bidirectional I/O pin, and can be comparator analog input pin. AIN10 is ADC analog input pin. PB6 can be the output of PWM2.		
PB7/ AIN11/ T2OUT	I/O	PB7 is a bidirectional I/O pin, and can be comparator analog input pin. AIN11 is ADC analog input pin. Timer2 match output pin, T2OUT toggles when Timer2 underflow occurs.		
PC0	I/O	PC0 is a bidirectional I/O pin		
PC1	I/O	PC1 is a bidirectional I/O pin		
VDD	-	Positive power supply.		
VSS	-	Ground.		

2. Memory Organization

CY8B72A memory is divided into two categories: one is program memory and the other is data memory.

2.1 Program Memory

The program memory space of CY8B72A is 2K words. Therefore, the Program Counter (PC) is 11-bit wide in order to address any location of program memory.

Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at 0x000. Software interrupt vector is located at 0x001. Internal and external hardware interrupt vector is located at 0x008.

CY8B72A provides instruction GOTOA, CALLA to address 256 location of program space. CY8B72A also provides instructions LCALL and LGOTO to address any location of program space.

When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and load to PC.

CY8B72A program ROM address 0x7FE~0x7FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.

CY8B72A program ROM address 0x00E~0x00F are preset rolling code can be released and used as normal program space.




Figure 2 Program Memory Address Mapping

2.2 Data Memory

According to instructions used to access data memory, the data memory can be divided into three kinds of categories: one is R-page Special-function register (SFR) + General Purpose Register (GPR), another is F-page SFR and the other is S-page SFR. GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). STATUS [7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

R-page register can be divided into addressing mode: direct addressing mode and indirect addressing mode.

The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by STATUS[7:6] and the location selection is from FSR[6:0].




Figure 3 Indirect Addressing Mode of Data Memory Access

The direct addressing mode of data memory access is described below. The bank selection is determined by STATUS [7:6] and the location selection is from instruction op-code[6:0] immediately.




Figure 4 Direct Addressing Mode of Data Memory Access

R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupies address from 0x0 to 0x1F of Bank 0. However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0. The GPR physically occupy address from 0x20 to 0x7F of Bank 0 and 0x20 to 0x3F of Bank

1. Other bank in address from 0x20 to 0x7F are mapped back as the Table 1 shows.

The CY8B72A register name and address mapping of R-page SFR are described in the following table.

Status [7:6]	00	01	10	11		
Address	(Bank 0)	(Bank 1)	(Bank 2)	(Bank 3)		
0x0	INDF					
0x1	TMR0					
0x2	PCL					
0x3	STATUS					
0x4	FSR					
0x5	PORTA					
0x6	PORTB					
0x7	PORTC					
0x8	PCON					
0x9	BWUCON					
0xA	PCHBUF					
0xB	ABPLCON					
0xC	BPHCON	The same mapping as Bank 0				
0xD	CPHCON					
0xE	INTE					
0xF	INTF					
0x10	ADMD					
0x11	ADR					
0x12	ADD					
0x13	ADVREFH					
0x14	ADCR					
0x15	AWUCON					
0x16	PACON					
0x17	-					
0x18	INTEDG					
0x19	TMRH					
0x1A	ANAEN					
0x1B	RFC			2		
0x1C	TM3RH]	e same mapping as l	sank u		
0x1D ~0x1E	-		-			
0x1F	INTE2	Th	e same mapping as l	Bank 0		

Status [7:6] Address	[7:6] 00 01 (Bank 1)		10 (Bank 2)	11 (Bank 3)
0x20 ~ 0x3F	General Purpose	General Purpose	Mapped to	Mapped to
	Register	Register	bank0	bank1
0x40 ~ 0x7F	General Purpose	Mapped to	Mapped to	Mapped to
	Register	bank0	bank0	bank0

Table 1 R-page SFR Address Mapping

F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. STATUS[7:6] bank select bits are ignored while F-page and S-page register is accessed. The register name and address mapping of F-page and S-page are depicted in the following table.

SFR Category Address	F-page SFR	S-page SFR
0x0	-	TMR1
0x1	-	T1CR1
0x2	-	T1CR2
0x3	-	PWM1DUTY
0x4	-	PS1CV
0x5	IOSTA	BZ1CR
0x6	IOSTB	IRCR
0x7	IOSTC	TBHP
0x8	-	TBHD
0x9	APHCON	TMR2
0xA	PS0CV	T2CR1
0xB	CPLCON	T2CR2
0xC	BODCON	PWM2DUTY
0xD	CODCON	PS2CV
0xE	CMPCR	BZ2CR
0xF	PCON1	OSCCR
0X10	-	TMR3
0X11	-	T3CR1
0X12	-	T3CR2
0X13	-	PWM3DUTY
0X14	-	PS3CV
0X15	-	BZ3CR

Table 2 F-page and S-page SFR Address Mapping

3. Function Description

This chapter will describe the detailed operations of CY8B72A.

3.1 R-page Special Function Register

3.1.1 INDF (Indirect Addressing Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INDF	R	0x0	INDF[7:0]					INDF[7:0]		
	R/W Propert	R/W								
	Initial Value)				XXXX	XXXX			

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

3.1.2 TMR0 (Timer0 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR0	R	0x1				TMR	0[7:0]			
	R/W Property					R	/W			
	Initial Value					XXXX	(XXXX			

When read the register TMR0, it actually read the current running value of Timer0.

Write the register TMR0 will change the current value of Timer0.

Timer0 clock source can be from instruction clock F_{INST} , or from external pin EX_CKI0, or from Low Oscillator Frequency according to T0MD and configuration word setting.

3.1.3 PCL (Low Byte of PC[10:0])

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCL	R	0x2				PCL	[7:0]			
	R/W Property					R	W			
	Initial Value					0x	:00			

The register PCL is the least significant byte (LSB) of 11-bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. PC[10:8], is not directly accessible. Update of PC[10:8] must be done through register PCHBUF.

For LGOTO instruction, PC[10:0] is from instruction word.

For LCALL instruction, PC[10:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

3.1.4 STATUS (Status Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	R	0x3	BK[1]	BK[0]	GP5	/TO	/PD	Z	DC	С
R/	W Property		R/W	R/W	R/W	R/W(*2)	R/W(*1)	R/W	R/W	R/W
Ir	nitial Value		0	0	0	1	1	Х	Х	Χ

The register STATUS contains result of arithmetic instructions and reasons to cause reset.

C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.

DC: Half Carry/half Borrow bit

DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.

DC=0, carry from the 4th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

Z: Zero bit

Z=1, result of logical operation is zero.

Z=0, result of logical operation is not zero.

/PD: Power down flag bit

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

/TO: Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

GP5: General purpose read/write register bit.

BK[1:0]: Bank register is used to select one specific bank of data memory. BK[1:0]=00b, Bank 0 is selected.

BK[1:0]=01b, Bank 1 is selected. BK[1:0]=10b, Bank 2 is selected. BK[1:0]=11b, Bank 3 is selected.

(*1) can be cleared by sleep instruction.

(*2) can be set by clrwdt instruction.

3.1.5 FSR (Register File Selection Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSR	R	0x4	GP7				FSR[6:0]			
	R/W Property	,				R	W			
	Initial Value		0	Х	Х	Х	X	Х	Х	Х

FSR[6:0]: Select one register out of 128 registers of specific Bank.

GP7: general register.

3.1.6 PortA (PortA Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortA	R	0x5	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	R/W Property	/				R/	W			
	Initial Value		Data late	ch value is	s xxxxxxx	, read val	ue is xxxx	xxxx port	value(PA7	~PA0)

While reading PortA, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortA, data is written to PA's output data latch.

3.1.7 PortB (PortB Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortB	R	0x6	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
F	R/W Property					R/	W			
	Initial Value		Data late	ch value is	xxxxxxx	, read valu	ue is xxxx	xxxx port \	/alue(PB7	~PB0)

While reading PortB, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortB, data is written to PB's output data latch.

3.1.8 PortC (PortC Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PortC	R	0x7	-	-	-	-	-	-	PC1	PC0		
ı	R/W Property				=				R	W		
	Initial Value		D	ata latch v	⁄alue is xx	, read valu	ue is xx po	rt value(f	PC1~PC0)			

While reading PortC, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortC, data is written to PC's output data latch.

3.1.9 PCON (Power Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	R	8x0	WDTEN	GP6	LVDEN	/PHPA5	LVREN	GP2	GP1	GP0
F	R/W Property	/				R/W	1			
	Initial Value		1	0	0	1	1	0	0	0

GP6, GP2, GP1, GP0: General read/write register bits.

LVREN: Enable/disable LVR.

LVREN=1, enable LVR.

LVREN=0, disable LVR.

/PHPA5: Disable/enable PA5 Pull-High resistor.

/PHPA5=1, disable PA5 Pull-High resistor. /PHPA5=0, enable PA5 Pull-High resistor.

LVDEN: Enable/disable LVD.

LVDEN=1, enable LVD. LVDEN=0, disable LVD.

WDTEN: Enable/disable WDT.

WDTEN=1, enable WDT. WDTEN=0, disable WDT.

3.1.10 BWUCON (PortB Wake-up Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BWUCON	R	0x9	WUPB7	WUPB6	WUPB5	WUPB4	WUPB3	WUPB2	WUPB1	WUPB0
R/V	V Property		R/W							
Ini	tial Value		1	1	1	1	1	1	1	1

WUPBx: Enable/disable PBx wake-up function, $0 \le x \le 7$.

WUPBx=1, enable PBx wake-up function.

WUPBx=0, disable PBx wake-up function.

3.1.11 PCHBUF (High Byte of PC)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCHBUF	R	0xA	DCMEN	XSPD_STP		-		PCI	HBUF[2	:0]
R/	W Property		R/W	W		-			R/W	
Ir	nitial Value		0	0		Х		0		

PCHBUF[2:0]: Buffer of the 10th ~ 8th bit of PC.

XSPD_STP: Write 1 to stop crystal 32.768K speed-up function, write-only.

DCMEN: Enable/Disable constant sink function.

DCMEN=1, enable constant sink function.

DCMEN=0, disable constant sink function.

3.1.12 ABPLCON (PortA/PortB Pull-Low Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ABPLCON	R	0xB	/PLPB3	/PLPB2	/PLPB1	/PLPB0	/PLPA3	/PLPA2	/PLPA1	/PLPA0
R/W	/ Property					R/	W			
Init	ial Value		1	1	1	1	1	1	1	1

/**PLPAx:** Disable/enable PAx Pull-Low resistor, $0 \le x \le 3$.

/PLPAx=1, disable PAx Pull-Low resistor.

/PLPAx=0, enable PAx Pull-Low resistor.

/**PLPBx:** Disable/enable PBx Pull-Low resistor, $0 \le x \le 3$.

/PLPBx=1, disable PBx Pull-Low resistor.

/PLPBx=0, enable PBx Pull-Low resistor.

3.1.13 BPHCON (PortB Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BPHCON	R	0xC	/PHPB7	/PHPB6	/PHPB5	/PHPB4	/PHPB3	/PHPB2	/PHPB1	/PHPB0
R/W	Property	/	R/W							
Initia	al Value		1	1	1	1	1	1	1	1

/**PHPBx:** Disable/enable PBx Pull-High resistor, $0 \le x \le 7$.

/PHPBx=1, disable PBx Pull-High resistor.

/PHPBx=0, enable PBx Pull-High resistor.

3.1.14 CPHCON (PortC Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CPHCON	R	0xD	=	-	-	-	-	=	/PHPC1	/PHPC0
RΛ	W Property		-	-	-	-	-	=	R/W	R/W
In	itial Value		Χ	Χ	Χ	Х	Χ	Х	1	1

/**PHPCx:** Disable/enable PCx Pull-High resistor, $0 \le x \le 1$.

/PHPCx=1, disable PCx Pull-High resistor.

/PHPCx=0, enable PCx Pull-High resistor.

3.1.15 INTE (Interrupt Enable Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE	R	0xE	INT1IE	WDTIE	T2IE	LVDIE	T1IE	INT0IE	PABIE	TOIE
F	R/W Property		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value		0	0	0	0	0	0	0	0

T0IE: Timer0 overflow interrupt enable bit.

T0IE=1, enable Timer0 overflow interrupt.

T0IE=0, disable Timer0 overflow interrupt.

PABIE: PortA/PortB input change interrupt enable bit.

PABIE=1, enable PortA/PortB input change interrupt.

PABIE=0, disable PortA/PortB input change interrupt.

INT0IE: External interrupt 0 enable bit.

INT0IE=1, enable external interrupt 0.

INT0IE=0, disable external interrupt 0.

T1IE: Timer1 underflow interrupt enable bit.

T1IE=1, enable Timer1 underflow interrupt.

T1IE=0, disable Timer1 underflow interrupt.

LVDIE: Low-voltage detector interrupt enable bit.

LVDIE=1, enable low-voltage detector interrupt.

LVDIE=0, disable low-voltage detector interrupt.

T2IE: Timer2 underflow interrupt enable bit.

T2IE=1, enable Timer2 underflow interrupt.

T2IE=0, disable Timer2 underflow interrupt.

WDTIE: WDT timeout interrupt enable bit.

WDTIE=1, enable WDT timeout interrupt.

WDTIE=0, disable WDT timeout interrupt.

INT1IE: External interrupt 1 enable bit.

INT1IE=1, enable external interrupt 1.

INT1IE=0, disable external interrupt 1.

3.1.16 INTF (Interrupt Flag Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTF	R	0xF	INT1IF	WDTIF	T2IF	LVDIF	T1IF	INTOIF	PABIF	TOIF
R	/W Proper	ty	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initia	al Value(no	ote*)	0	0	0	0	0	0	0	0

T0IF: Timer0 overflow interrupt flag bit.

T0IF=1, Timer0 overflow interrupt is occurred.

T0IF must be clear by firmware.

PABIF: PortA/PortB input change interrupt flag bit.

PABIF=1, PortA/PortB input change interrupt is occurred.

PABIF must be clear by firmware.

INTOIF: External interrupt 0 flag bit.

INT0IF=1, external interrupt 0 is occurred.

INT0IF must be clear by firmware.

T1IF: Timer1 underflow interrupt flag bit.

T1IF=1, Timer1 underflow interrupt is occurred.

T1IF must be clear by firmware.

LVDIF: Low-voltage detector interrupt flag bit.

LVDIF=1, Low-voltage detector interrupt is occurred.

LVDIF must be clear by firmware.

T2IF: Timer2 underflow interrupt flag bit.

T2IF=1, Timer2 underflow interrupt is occurred.

T2IF must be clear by firmware.

WDTIF: WDT timeout interrupt flag bit.

WDTIF=1, WDT timeout interrupt is occurred.

WDTIF must be clear by firmware.

INT1IF: External interrupt 1 flag bit.

INT1IF=1, external interrupt 1 is occurred.

INT1IF must be clear by firmware.

Note: When corresponding INTE bit is not enabled, the read interrupt flag is 0.

3.1.17 ADMD (ADC mode Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADMD	R	0x10	ADEN	START	EOC	GCHS	CHS3	CHS2	CHS1	CHS0
F	R/W Property		R/W	W	R	R/W	R/W	R/W	R/W	R/W
	Initial Value		0	0	1	0	0	0	0	0

ADEN: ADC enable bit.

ADEN=1, ADC is enabled.

START: Start an ADC conversion session.

When write 1 to this bit, start to execute ADC converting. This bit is write-only. Read this bit will get 0.

EOC: ADC status bit, read-only.

EOC=1: ADC is end-of-convert, the ADC data present in ADR and ADD is available.

EOC=0 : ADC is in procession.

GCHS: ADC global channel select bit.

GCHS=0 : disable all ADC input channel. GCHS=1 : enable ADC input channel.

CHS3~0: ADC input channel select bits.

0000=select PA0 pad as ADC input,

0001=select PA1 pad as ADC input,

0010=select PA2 pad as ADC input,

0011=select PA3 pad as ADC input,

0100=select PA4 pad as ADC input,

0101=select PB1 pad as ADC input,

0110=select PB2 pad as ADC input,

0111=select PB3 pad as ADC input,

1000=select PB4 pad as ADC input,

1001=select PB5 pad as ADC input,

1010=select PB6 pad as ADC input,

1011=select PB7 pad as ADC input,

1100=select 1/4 VDD as ADC input.

3.1.18 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADR	R	0x11	ADIF	ADIE	ADCK1	ADCK0	AD3	AD2	AD1	AD0
R	/W Property	1	R/W	R/W	R/W	R/W	R	R	R	R
	nitial Value		0	0	0	0	Х	Х	Х	Х

ADIF: ADC interrupt flag bit.

ADIF=1, ADC end-of-convert interrupt is occurred.

ADIF must be clear by firmware.

ADIE: ADC end-of-convert interrupt enable bit.

ADIE=1 : enable ADC interrupt. ADIE=0 : disable ADC interrupt.

ADCK1~0: ADC clock select.

00: ADC clock=Fcpu/16, 01: ADC clock=Fcpu/8, 10: ADC clock=Fcpu/1, 11: ADC clock=Fcpu/2.

AD3~0: 12-bit low-nibble ADC data buffer.

3.1.19 ADD (ADC output data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADD	R	0x12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4
	R/W Property	/	R	R	R	R	R	R	R	R
	Initial Value		0	0	0	0	0	0	0	0

AD11~4: High-byte ADC data buffer.

3.1.20 ADVREFH (ADC high reference voltage Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADVREFH	R	0x13	EVHENB	-	ı	-	-	-	VHS1	VHS0
R/	W Property		R/W	-	-	-	-	-	R/W	R/W
Initial Value		0	Х	Х	Χ	Х	Х	1	1	

EVHENB: ADC reference high voltage (VREFH) select control bit.

EVHENB=0: ADC reference high voltage is internal generated, the voltage selected depends on VHS1~0.

EVHENB=1: ADC reference high voltage is supplied by external pin PA0.

VHS1~0: ADC internal reference high voltage select bits.

11: VREFH=VDD, 10: VREFH=4V, 01: VREFH=3V, 00: VREFH=2V.

3.1.21 ADCR (Sampling pulse and ADC bit Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCR	R	0x14	PB CON7	PB CON6	PB CON5	PB CON4	SHCK1	SHCK0	ADCR1	ADCR0
RΛ	N Prope	rty	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
In	itial Valu	е	0	0	0	0	1	0	1	0

SHCK1~0: Sampling pulse width select.

00: 1 ADC clock, 01: 2 ADC clock, 10: 4 ADC clock, 11: 8 ADC clock.

ADCR1~0: ADC conversion bit no. select.

00: 8-bit ADC, 01: 10-bit ADC, 1x: 12-bit ADC.

PBCONx: PBx analog pin select, $4 \le x \le 7$.

0=PBx can be analog ADC input or digital I/O pin.

1=PBx is pure analog ADC input pin for power-saving.

3.1.22 AWUCON (PortA Wake-up Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
AWUCON	R	0x15	WUPA7	WUPA6	WUPA5	WUPA4	WUPA3	WUPA2	WUPA1	WUPA0
R/W F	roperty	1	R/W							
Initia	ıl Value	•	1	1	1	1	1	1	1	1

WUPAx: Enable/disable PAx wake-up function, $0 \le x \le 7$.

WUPAx=1, enable PAx wake-up function.

WUPAx=0, disable PAx wake-up function.

3.1.23 PACON (ADC analog pin Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PACON	R	0x16	PB CON3	PB CON2	PB CON1	PA CON4	PA CON3	PA CON2	PA CON1	PA CON0
R/W	Proper	ty	R/W							
Init	ial Value	€	0	0	0	0	0	0	0	0

PACONx: PAx analog pin select, $0 \le x \le 4$.

0=PAx can be analog ADC input or digital I/O pin.

1=PAx is pure analog ADC input pin for power-saving.

PBCONx: PBx analog pin select, $1 \le x \le 3$.

0=PBx can be analog ADC input or digital I/O pin.

1=PBx is pure analog ADC input pin for power-saving.

3.1.24 INTEDG (Interrupt Edge Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTEDG	R	0x18	INT2DEG	EIS2	EIS1	EIS0	INT1G1	INT1G0	INT0G1	INT0G0
R/W	' Propert	rty	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Init	ial Value	ie	0	0	0	0	0	1	0	1

EIS2: External interrupt 2 select bit

EIS2=1, PA5 is external interrupt 2.

EIS2=0, PA5 is GPIO.

EIS1: External interrupt 1 select bit

EIS1=1, PA3 is external interrupt 1.

EIS1=0, PA3 is GPIO.

EIS0: External interrupt 0 select bit

EIS0=1, PA4 is external interrupt 0.

EIS0=0, PA4 is GPIO.

INT1G1~0: INT1 edge trigger select bit.

00: reserved, 01: rising edge, 10: falling edge, 11: rising/falling edge.

INT0G1~0: INT0 edge trigger select bit.

00: reserved, 01: rising edge, 10: falling edge, 11: rising/falling edge.

INT2DEG: INT2 edge trigger select bit.

0: falling edge, 1: rising edge.

3.1.25 TMRH (Timer High Byte Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMRH	R	0x19	TMR29	TMR28	TMR19	TMR18	PWM2 DUTY9	PWM2 DUTY8	PWM1 DUTY9	PWM1 DUTY8
R/W	/ Proper	ty	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Init	ial Valu	е	Х	X	Х	Х	Х	Х	Х	Х

TMR29~8: Timer2 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer2 load value of bit 9 and 8. Read these 2 bits will get the Timer2 bit9-8 current value.

TMR19~8: Timer1 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer1 load value of bit 9 and 8. Read these 2 bits will get the Timer1 bit9-8 current value.

PWM2DUTY9~8: PWM2 duty data MSB 2 bits.

PWM1DUTY9~8: PWM1 duty data MSB 2 bits.

3.1.26 ANAEN (Analog Circuit Enable Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ANAEN	R	0x1A	CMPEN	1	1	1	1	1	-	-
F	R/W Property		R/W	-	-	-	-	-	-	-
Initial Value		0	Х	Х	Х	Х	Х	Х	Х	

CMPEN: Enable/disable voltage comparator.

CMPEN=1, enable voltage comparator.

CMPEN=0, disable voltage comparator.

3.1.27 RFC (RFC Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RFC	R	0x1B	RFCEN	-	-	-	PSEL[3:0]			
F	R/W Property		R/W	-	-	-	R/W			
	Initial Value		0	Х	Х	Х	0			

RFCEN: Enable/disable RFC function.

RFCEN=1, enable RFC function.

RFCEN=0, disable RFC function.

PSEL[3:0]: Select RFC pad.

PSEL[3:0]	RFC PAD
0000	PA0
0001	PA1
0010	PA2
0011	PA3
0100	PA4
0101	PA5
0110	PA6
0111	PA7
1000	PB0
1001	PB1
1010	PB2
1011	PB3
1100	PB4
1101	PB5
1110	PB6
1111	PB7

Table 3 RFC pad select

3.1.28 TM3RH (Timer3 High Byte Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
TM3RH	R	0x1C	-	-	TMR39	TMR38	-	ı	PWM3D9	PWM3D8		
F	R/W Property		-	-	R/W	R/W	-	-	R/W	R/W		
	Initial Value		Initial Value		-	ı	Х	X	-	1	Х	Х

TMR39~8: Timer3 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer3 load value of bit 9 and 8.Read these 2 bits will get the Timer3 bit9-8 current value.

PWM3DUTY9~8: PWM3 duty data MSB 2 bits.

3.1.29 INTE2 (Interrupt Enable and Flag 2nd. Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE2	R	0x1F	INT2IF	-	-	T3IF	INT2IE	-	-	T3IE
R/W Property			R/W	-	-	R/W	R/W	-	-	R/W
Initial Value		0	-	-	0	0	-	_	0	

INT2IF: External interrupt 2 flag bit.

INT2IF=1, external interrupt 2 is occurred.

INT2IF must be clear by firmware.

T3IF: Timer3 underflow interrupt flag bit.

T3IF=1, Timer3 underflow interrupt is occurred.

T3IF must be clear by firmware.

INT2IE: External interrupt 2 enable bit.

INT2IE=1, enable external interrupt 2.

INT2IE=0, disable external interrupt 2.

T3IE: Timer3 underflow interrupt enable bit.

T3IE=1, enable Timer3 underflow interrupt.

T3IE=0, disable Timer3 underflow interrupt.

Note: When corresponding INTE2 bit is not enabled, the read interrupt flag is 0.

3.2 TOMD Register

T0MD is a readable/writeable register which is only accessed by instruction T0MD / T0MDR.

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TOMD	=	-	LCKTM0	GP6	T0CS	T0CE	PS0WDT	PS0SEL[2:0]		:0]
	R/W Property	,				R/W				
Init	Initial Value(note*)		0	0 0 1 1 1					111	

PS0SEL[2:0]: Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT. When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

		Dividing Rate									
PS0SEL[2:0]	PS0WDT=0 (Timer0)	PS0WDT=1 (WDT Reset)	PS0WDT=1 (WDT Interrupt)								
000	1:2	1:1	1:2								
001	1:4	1:2	1:4								
010	1:8	1:4	1:8								
011	1:16	1:8	1:16								
100	1:32	1:16	1:32								
101	1:64	1:32	1:64								
110	1:128	1:64	1:128								
111	1:256	1:128	1:256								

Table 4 Prescaler0 Dividing Rate

PS0WDT: Prescaler0 assignment.

PS0WDT=1, Prescaler0 is assigned to WDT.

PS0WDT=0, Prescaler0 is assigned to Timer0.

Note: Always set PS0WDT and PS0SEL[2:0] before enabling watchdog or timer0 interrupt, or reset or interrupt may be falsely triggered.

T0CE: Timer0 external clock edge selection.

T0CE=1, Timer0 will increase one while high-to-low transition occurs on pin EX CKI0.

T0CE=0, Timer0 will increase one while low-to-high transition occurs on pin EX_CKI0.

Note: T0CE is also applied to Low Oscillator Frequency as Timer0 clock source condition.

T0CS: Timer0 clock source selection.

T0CS=1, External clock on pin EX_CKI0 or Low Oscillator Frequency (I_LRC or E_LXT) is selected.

T0CS=0, Instruction clock F_{INST} is selected.

GP6: General register.

LCKTM0: When T0CS=1, timer 0 clock source can be optionally selected to be low-frequency oscillator.

T0CS=0, Instruction clock F_{INST} is selected as Timer0 clock source.

T0CS=1, LCKTM0=0, external clock on pin EX_CKI0 is selected as Timer0 clock source.

T0CS=1, LCKTM0=1, Low Oscillator Frequency (I_LRC or E_LXT, depends on configuration word

Low Oscillator Frequency) output replaces pin EX_CKI0 as Timer0 clock source.

Note: For more detail descriptions of Timer0 clock source select, please see Timer0 section.

3.3 F-page Special Function Register

3.3.1 IOSTA (PortA I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTA	F	0x5	IOPA7	IOPA6	IOPA5	IOPA4	IOPA3	IOPA2	IOPA1	IOPA0
F	R/W Property			R/W						
Initial Value			1	1	1	1	1	1	1	1

IOPAx: PAx I/O mode selection, $0 \le x \le 7$.

IOPAx=1, PAx is input mode.

IOPAx=0, PAx is output mode.

3.3.2 IOSTB (PortB I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTB	F	0x6	IOPB7	IOPB6	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0
R/W Property			R/W							
Initial Value			1	1	1	1	1	1	1	1

IOPBx: PBx I/O mode selection, $0 \le x \le 7$.

IOPBx=1, PBx is input mode.

IOPBx=0, PBx is output mode.

3.3.3 IOSTC (PortC I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTC	F	0x7	-	-	-	-	-	-	IOPC1	IOPC0
F	R/W Property		-	=	-	=	-	=	R/W	R/W
Initial Value			Х	Х	Х	Х	Х	Х	1	1

IOPCx: PCx I/O mode selection, $0 \le x \le 1$.

IOPCx=1, PCx is input mode.

IOPCx=0, PCx is output mode.

3.3.4 APHCON (PortA Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
APHCON	F	0x9	/PHPA7	/PHPA6	/PLPA5	/PHPA4	/PHPA3	/PHPA2	/PHPA1	/PHPA0	
R/V	V Property			R/W							
Ini	Initial Value			1	1	1	1	1	1	1	

/**PHPAx:** Enable/disable Pull-High resistor of PAx, x=0~4, 6~7.

/PHPAx=1, disable Pull-High resistor of PAx.

/PHPAx=0, enable Pull-High resistor of PAx.

/PLPA5: Enable/disable Pull-Low resistor of PA5.

/PLPA5=1, disable Pull-Low resistor of PA5.

/PLPA5=0, enable Pull-Low resistor of PA5.

Note: When PA6 and PA7 are used as crystal oscillator pads, the Pull-High resistor should not enable. Or the oscillation may fail.

3.3.5 PS0CV (Prescaler0 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS0CV	F	0xA	PS0CV[7:0]							
F	R/W Property		R							
	Initial Value		1 1 1 1 1 1 1							1

While reading PS0CV, it will get current value of Prescaler0 counter.

3.3.6 CPLCON (PortC Pull-Low Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CPLCON	F	0xB	-	-	-	-	-	-	/PLPC1	/PLPC0
				=			R	/W		
	Χ	Х	Х	Χ	Х	Х	1	1		

/**PLPCx:** Disable/enable PCx Pull-Low resistor, $0 \le x \le 1$.

/PLPCx=1, disable PCx Pull-Low resistor.

/PLPCx=0, enable PCx Pull-Low resistor.

3.3.7 BODCON (PortB Open-Drain Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BODCON	F	0xC	ODPB7	ODPB6	ODPB5	ODPB4	ODPB3	ODPB2	ODPB1	ODPB0
R/W Property			R/W							
Initial Value			0	0	0	0	0	0	0	0

ODPBx: Enable/disable open-drain of PBx, $0 \le x \le 7$.

ODPBx=1, enable open-drain of PBx.

ODPBx=0, disable open-drain of PBx.

3.3.8 CODCON (PortC Open-Drain Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CODCON	F	0xD	-	-	-	-	-	-	ODPC1	ODPC0
R/W Property			-	-	=	-	=	-	R/W	R/W
Initial Value			Х	Х	Х	Х	Х	Х	0	0

ODPCx: Enable/disable open-drain of PCx, $0 \le x \le 1$.

ODPCx=1, enable open-drain of PCx.

ODPCx=0, disable open-drain of PCx.

3.3.9 CMPCR (Comparator voltage select Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CMPCR	F	0xE	PS3	PS2	PS1	PS0	VS3	VS2	VS1	VS0
R/W Property						R	W			
Initial Value			0	0	0	0	1	1	0	0

VS[3:0], PS[3:0]: When VS[3:0]=0, the comparator is in P2P mode, else it is in P2V mode.

When the comparator is in P2V mode, VS[3:0] select one of 15 reference voltages as the inverting input of the comparator. And PS[3:0] determine one of 15 pads as the non-inverting input of the comparator.

When the comparator is in P2P mode, VS[3:0] is fixed 0, and PS[3:0] select 2 pads out of 16 combinations to be the inverting and non-inverting input of the comparator. For detail P2P mode please see function description comparator section.

VS[3:0]	V- of Comparator	PS[3:0]	Selected pad
0000	P2P mode	0000	PA0
0001	1 / 16 VDD	0001	PA1
0010	2 / 16 VDD	0010	PA2
0011	3 / 16 VDD	0011	PA3
0100	4 / 16 VDD	0100	PA4
0101	5 / 16 VDD	0101	-
0110	6 / 16 VDD	0110	PA6
0111	7 / 16 VDD	0111	PA7
1000	8 / 16 VDD	1000	PB0
1001	9 / 16 VDD	1001	PB1
1010	10 / 16 VDD	1010	PB2
1011	11 / 16 VDD	1011	PB3
1100	12 / 16 VDD	1100	PB4
1101	13 / 16 VDD	1101	PB5
1110	14 / 16 VDD	1110	PB6
1111	15 / 16 VDD	1111	PB7

Table 5 P2V Mode

PS[3:0]	Non-inverting input	Inverting input
0000	PA0	PA1
0001	PA1	PA0
0010	PA2	PA3
0011	PA3	PA2
0100	PA0	PB3
0101	PA1	PB2
0110	PA2	PB5
0111	PA3	PB4
1000	PB2	PA1
1001	PB3	PA0
1010	PB4	PA3
1011	PB5	PA2
1100	PB2	PB3
1101	PB3	PB2
1110	PB4	PB5
1111	PB5	PB4

Table 6 P2P Mode (VS[3:0] = 4'b0000)

3.3.10 PCON1 (Power Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON1	F	0xF	GIE	LVDOUT	GP5	LVDS2	LVDS1	LVDS0	GP1	T0EN
F	R/W Property			R	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value	0	Х	0	1	1	1	0	1	

T0EN: Enable/disable Timer0.

T0EN=1, enable Timer0.

T0EN=0, disable Timer0.

LVDS2~0: Select one of the 8 LVD voltage.

LVDS[2:0]	Voltage				
000	2.0V				
001	2.2V				
010	2.4V				
011	2.7V				
100	3.0V				
101	3.3V				
110	3.6V				
111	4.3V				

Table 7 LVD voltage select

LVDOUT: Low voltage detector output, read-only.

GIE: Global interrupt enable bit.

GIE=1, enable all unmasked interrupts.

GIE=0, disable all interrupts.

GP5, GP1: General purpose read/write register.

(1*): set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

3.4 S-page Special Function Register

3.4.1 TMR1 (Timer1 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
TMR1	S	0x0		TMR1[7:0]								
R/W Property R/W												
Initial Value XXXXXXX							XXXX					

When reading register TMR1, it will obtain current value of 10-bit down-count Timer1 at TMR1[9:0]. When writing register TMR1, it will write data from TMRH[5:4] and Timer1 reload register to TMR1[9:0] current content.

3.4.2 T1CR1 (Timer1 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit6 Bit5		Bit3	Bit2	Bit1	Bit0
T1CR1	S	0x1	PWM10EN	PWM1OAL	TM10E	-	-	T1OS	T1RL	T1EN
R/V	V Proper	ty	R/W	R/W	R/W	-	-	R/W	R/W	R/W
Initial Value		0	0	0	Χ	Х	0	0	0	

This register is used to configure Timer1 functionality.

T1EN: Enable/disable Timer1.

T1EN=1, enable Timer1.

T1EN=0, disable Timer1.

T1RL: Configure Timer1 down-count mechanism while Non-Stop mode is selected (T1OS=0).

T1RL=1, initial value is reloaded from reload register TMR1[9:0].

T1RL=0, continuous down-count from 0x3FF when underflow is occurred.

T10S: Configure Timer1 operating mode while underflow is reached.

T1OS=1, One-Shot mode. Timer1 will count once from the initial value to 0x00.

T1OS=0, Non-Stop mode. Timer1 will keep down-count after underflow.

T10S	T1RL	Timer1 Down-Count Functionality
0	0	Timer1 will count from reload value down to 0x00. When underflow is reached, 0x3FF is reloaded and continues down-count.

T10S	T1RL	Timer1 Down-Count Functionality
0	1	Timer1 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	х	Timer1 will count from initial value down to 0x00. When underflow is reached, Timer1 will stop down-count.

Table 8 Timer1 Functionality

PWM1OAL: Define PWM1 output active state.

PWM1OAL=1, PWM1 output is active low. PWM1OAL=0, PWM1 output is active high.

PWM10EN: Enable/disable PWM1 output.

PWM1OEN=1, PWM1 output will be present on PB4.

PWM10EN=0, PB4 is GPIO.

TM10E: Enable/disable Timer1 match output, T10UT toggle output when Timer1 underflow occurs.

TM1OE=1, enable T1OUT output to pad PB4.

TM1OE=0, PB4 is GPIO.

Note: T10UT output to pad PB4 has higher priority than PWM1 output.

3.4.3 T1CR2 (Timer1 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR2	S	0x2	-	-	T1CS	T1CE	/PS1EN	PS	0]	
	R/W Property	-	-	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value		Х	Х	1	1	1	1	1	1

This register is used to configure Timer1 functionality.

PS1SEL[2:0]: Prescaler1 dividing rate selection.

PS1SEL[2:0]	Dividing Rate				
000	1:2				
001	1:4				
010	1:8				
011	1:16				
100	1:32				
101	1:64				
110	1:128				
111	1:256				

Table 9 Prescaler1 Dividing Rate

Note: Always set PS1SEL[2:0] at /PS1EN=1, or interrupt may be falsely triggered.

/PS1EN: Disable/enable Prescaler1.

/PS1EN=1, disable Prescaler1.

/PS1EN=0, enable Prescaler1.

T1CE: Timer1 external clock edge selection.

T1CE=1, Timer1 will decrease one while high-to-low transition occurs on pin EX_CKI0.

T1CE=0, Timer1 will decrease one while low-to-high transition occurs on pin EX_CKI0.

T1CS: Timer1 clock source selection.

T1CS=1, External clock on pin EX CKI0 is selected.

T1CS=0, Instruction clock is selected.

3.4.4 PWM1DUTY (PWM1 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM1DUTY	S	0x3	PWM1DUTY[7:0]							
R	W									
ı				XXXX	XXXX					

The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM1 frame rate, and registers TMRH[1:0] and PWM1DUTY[7:0] is used to define the duty cycle of PWM1.

3.4.5 PS1CV (Prescaler1 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PS1CV	S	0x4	PS1CV[7:0]								
	R/W Property		R								
	Initial Value	1	1	1	1	1	1	1	1		

While reading PS1CV, it will get current value of Prescaler1 counter.

3.4.6 BZ1CR (Buzzer1 Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BZ1CR	S	0x5	BZ1EN	-	-	-	BZ1FSEL[3:0]			
	R/W Property W W					٧				
	Initial Value	0	Х	Х	Х	1	1	1	1	

BZ1FSEL[3:0]: Frequency selection of BZ1 output.

BZ1FSEL[3:0]	BZ1 Frequen	cy Selection		
BZ IFSEL[3.0]	Clock Source	Dividing Rate		
0000		1:2		
0001		1:4		
0010	Prescaler1 output	1:8		
0011		1:16		
0100		1:32		

P71ECEL [2.0]	BZ1 Frequen	cy Selection		
BZ1FSEL[3:0]	Clock Source	Dividing Rate		
0101		1:64		
0110		1:128		
0111		1:256		
1000		Timer1 bit 0		
1001		Timer1 bit 1		
1010		Timer1 bit 2		
1011	Time and accident	Timer1 bit 3		
1100	Timer1 output	Timer1 bit 4		
1101		Timer1 bit 5		
1110		Timer1 bit 6		
1111		Timer1 bit 7		

Table 10 Buzzer1 Output Frequency Selection

BZ1EN: Enable/Disable BZ1 output.

BZ1EN=1, enable Buzzer1.

BZ1EN=0, disable Buzzer1.

3.4.7 IRCR (IR Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IRCR	S	0x6	IROSC358M	-	-	-	-	IRCSEL	IRF57K	IREN
I	R/W Property		W	-	-	-	-	W	W	W
Initial Value		0	Χ	Χ	Χ	Χ	0	0	0	

IREN: Enable/Disable IR carrier output.

IREN=1, enable IR carrier output.

IREN=0, disable IR carrier output.

IRF57K: Selection of IR carrier frequency.

IRF57K=1, IR carrier frequency is 57KHz.

IRF57K=0, IR carrier frequency is 38KHz.

IRCSEL: Polarity selection of IR carrier.

IRCSEL=0, IR carrier will be generated when I/O pin data is 1.

IRCSEL=1, IR carrier will be generated when I/O pin data is 0.

IROSC358M: When external crystal is used, this bit is determined according to what kind of crystal is used.

This bit is ignored if internal high frequency oscillation is used.

41

IROSC358M=1, crystal frequency is 3.58MHz.

IROSC358M=0, crystal frequency is 455KHz.

Note:

- 1. Only high oscillation (F_{HOSC}) (See section 3.17) can be used as IR clock source.
- 2. Division ratio for different oscillation type.

OSC. Type	57KHz	38KHz	Conditions
High IRC(4MHz)	64	96	HIRC mode (the input to IR module is set to 4MHz no matter what system clock is)
Xtal 3.58MHz	64	96	Xtal mode & IROSC358M=1
Xtal 455KHz	8	12	Xtal mode & IROSC358M=0

Table 11 Division ratio for different oscillation type

3.4.8 TBHP (Table Access High Byte Address Pointer Register)

Name	Name SFR Type Addr.		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHP	S	0x7	-	ı	-	GP4	GP3	TBHP2	TBHP1	TBHP0
F	R/W Property			-	-	R/W	R/W	R/W	R/W	R/W
Initial Value			Х	Х	Х	Х	Х	Х	Х	Х

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[2:0] and ACC. ACC is the Low Byte of PC[10:0] and TBHP[2:0] is the high byte of PC[10:0].

GP4, **GP3**: General purpose read/write register.

3.4.9 TBHD (Table Access High Byte Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHD	S	0x8	-	-	TBHD5	TBHD4	TBHD3	TBHD2	TBHD1	TBHD0
R/W Property			-	-	R	R	R	R	R	R
Initial Value		Х	Х	Х	Х	Х	Х	Х	Х	

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

3.4.10 TMR2 (Timer2 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
TMR2	S	0x9		TMR2[7:0]									
	R/W Property		R/W										
	Initial Value		XXXXXXXX										

When reading register TMR2, it will obtain current value of 10-bit down-count Timer2 at TMR2[7:0]. When writing register TMR2, it will write data from TMRH[7:6] and Timer2 reload register to Timer2[9:0] current content.

3.4.11 T2CR1 (Timer2 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2CR1	S	0xA	PWM2OEN	PWM2OAL	TM2OE	ı	ı	T2OS	T2RL	T2EN
R/W Property R		R/W	R/W	R/W	-	-	R/W	R/W	R/W	
Initial Value		0	0	0	Χ	Χ	0	0	0	

This register is used to configure Timer2 functionality.

T2EN: Enable/disable Timer2.

T2EN=1, enable Timer2.

T2EN=0, disable Timer2.

T2RL: Configure Timer2 down-count mechanism while Non-Stop mode is selected (T2OS=0).

T2RL=1, initial value is reloaded from reload register TMR2.

T2RL=0, continuous down-count from 0x3FF when underflow is occurred.

T2OS: Configure Timer2 operating mode while underflow is reached.

T2OS=1, One-Shot mode. Timer2 will count once from the initial value to 0x00.

T2OS=0, Non-Stop mode. Timer2 will keep down-count after underflow.

T2OS	T2RL	Timer2 Down-Count Functionality
0	0	Timer2 will count from reload value down to 0x00. When underflow is reached, 0x3FF is reloaded and continues down-count.
0	1	Timer2 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	Х	Timer2 will count from initial value down to 0x00. When underflow is reached, Timer2 will stop down-count.

Table 12 Timer2 Functionality

PWM2OAL: Define PWM2 output active state.

PWM2OAL=1, PWM2 output is active low.

PWM2OAL=0, PWM2 output is active high.

PWM20EN: Enable/disable PWM2 output.

PWM2OEN=1, PWM2 output will be present on PB6.

PWM2OEN=0, PB6 is GPIO.

TM2OE: Enable/disable Timer2 match output, T2OUT toggle output when Timer2 underflow occurs.

TM2OE=1, enable T2OUT output to pad PB7.

TM2OE=0, disable PB7 is GPIO.

3.4.12 T2CR2 (Timer2 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2CR2	S	-	-	T2CS	T2CE	/PS2EN	PS2SEL[2:0]			
R/W Property			=	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			Х	Х	1	1	1	1	1	1

This register is used to configure Timer2 functionality.

PS2SEL[2:0]: Prescaler2 dividing rate selection.

PS2SEL[2:0]	Dividing Rate					
000	1:2					
001	1:4					
010	1:8					
011	1:16					
100	1:32					
101	1:64					
110	1:128					
111	1:256					

Table 13 Prescaler2 Dividing Rate

Note: Always set PS2SEL[2:0] at /PS2EN=1, or interrupt may be falsely triggered.

/PS2EN: Disable/enable Prescaler2.

/PS2EN=1, disable Prescaler2.

/PS2EN=0, enable Prescaler2.

T2CE: Timer2 external clock edge selection.

T2CE=1, Timer2 will decrease one while high-to-low transition occurs on pin EX_CKI1.

T2CE=0, Timer2 will decrease one while low-to-high transition occurs on pin EX_CKI1.

T2CS: Timer2 clock source selection.

T2CS=1, External clock on pin EX_CKI1 is selected.

T2CS=0, Instruction clock is selected.

3.4.13 PWM2DUTY (PWM2 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PWM2DUTY	S	0xC	PWM2DUTY[7:0]								
R/V	N Property		W								
In	itial Value		XXXXXXXX								

The reload value of 10-bit Timer2 stored on registers TMRH[7:6] and TMR2[7:0] is used to define the PWM2 frame rate, and registers TMRH[3:2] and PWM2DUTY[7:0] is used to define the duty cycle of PWM2.

3.4.14 PS2CV (Prescaler2 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS2CV	S	0xD	PS2CV[7:0]							
	R/W Property	,				F	3			
Initial Value			1	1	1	1	1	1	1	1

While reading PS2CV, it will get current value of Prescaler2 counter.

3.4.15 BZ2CR (Buzzer2 Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BZ2CR	S	0xE	BZ2EN	ı	ı	ı	BZ2FSEL[3:0]			
	R/W Property			-	-	-		V	٧	
Initial Value			0	Χ	Χ	Χ	1	1	1	1

BZ2FSEL[3:0]: Frequency selection of BZ2 output.

D705051 [0.0]	BZ2 Frequen	cy Selection
BZ2FSEL[3:0]	Clock Source	Dividing Rate
0000		1:2
0001		1:4
0010		1:8
0011	Dropodor2 output	1:16
0100	Prescaler2 output	1:32
0101		1:64
0110		1:128
0111		1:256
1000		Timer2 bit 0
1001		Timer2 bit 1
1010		Timer2 bit 2
1011	Time and authorit	Timer2 bit 3
1100	Timer2 output	Timer2 bit 4
1101		Timer2 bit 5
1110		Timer2 bit 6
1111		Timer2 bit 7

Table 14 Buzzer2 Output Frequency Selection

BZ2EN: Enable/Disable BZ2 output. BZ2EN=1, enable Buzzer2.

BZ2EN=0, disable Buzzer2.

3.4.16 OSCCR (Oscillation Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCCR	S	0xF	CMPOUT	CMPOE	CMPIF	CMPIE	ОРМІ	D[1:0]	STPHOSC	SELHOSC
R/W	R/W Property		R	R/W	R/W	R/W	R/W		R/W	R/W
Initi	Initial Value		Х	0	0	0	0	0	0	1

SELHOSC: Selection of system oscillation (Fosc).

SELHOSC=1, Fosc is high-frequency oscillation (Fhosc).

SELHOSC=0, F_{OSC} is low-frequency oscillation (F_{LOSC}).

STPHOSC: Disable/enable high-frequency oscillation (FHOSC).

STPHOSC=1, FHOSC will stop oscillation and be disabled.

STPHOSC=0, FHOSC keep oscillation.

OPMD[1:0]: Selection of operating mode.

OPMD[1:0]	Operating Mode
00	Normal mode
01	Halt mode
10	Standby mode
11	reserved

Table 15 Selection of Operating Mode by OPMD[1:0]

CMPIE: Enable/Disable of comparator interrupt.

CMPIE=1, Enable of comparator interrupt.

CMPIE=0, Disable of comparator interrupt.

CMPIF: Comparator output change state interrupt is occurred.

CMPIF=1, comparator interrupt is occurred.

CMPIF must be clear by firmware.

CMPOE: Disable/enable comparator output to pad PB3.

CMPOE=1, enable comparator output to pad PB3.

CMPOE=0, disable comparator output to pad PB3.

Note: Comparator output to pad PB3 has higher priority than buzzer1 output.

CMPOUT: Comparator output status, read-only.

Note: STPHOSC cannot be changed with SELHOSC or OPMD at the same time. STPHOSC cannot be changed with OPMD at the same time during SELHOSC=1.

3.4.17 TMR3 (Timer3 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
TMR3	S	0x10		TMR3[7:0]										
	R/W Property			R/W										
	Initial Value		XXXXXXX											

When reading register TMR3, it will obtain current value of 10-bit down-count Timer3 at TMR3[7:0]. When writing register TMR3, it will write data from TM3RH[5:4] and Timer3 reload register to Timer3[9:0] current content.

3.4.18 T3CR1 (Timer3 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T3CR1	S	0x11	PWM30EN	PWM3OAL	TM3OE	ı	1	T3OS	T3RL	T3EN
R/W Property		ty	R/W	R/W	R/W	-	-	R/W	R/W	R/W
Initial Value		0	0	0	Х	Χ	0	0	0	

This register is used to configure Timer3 functionality.

T3EN: Enable/disable Timer3.

T3EN=1, enable Timer3.

T3EN=0, disable Timer3.

T3RL: Configure Timer3 down-count mechanism while Non-Stop mode is selected (T3OS=0).

T3RL=1, initial value is reloaded from reload register TMR3.

T3RL=0, continuous down-count from 0x3FF when underflow is occurred.

T3OS: Configure Timer3 operating mode while underflow is reached.

T3OS=1, One-Shot mode. Timer3 will count once from the initial value to 0x00.

T3OS=0, Non-Stop mode. Timer3 will keep down-count after underflow.

T3OS	T3RL	Timer3 Down-Count Functionality
0	0	Timer3 will count from reload value down to 0x00. When underflow is reached, 0x3FF is reloaded and continues down-count.
0	1	Timer3 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	х	Timer3 will count from initial value down to 0x00. When underflow is reached, Timer3 will stop down-count.

Table 16 Timer3 Functionality

PWM3OAL: Define PWM3 output active state.

PWM3OAL=1, PWM3 output is active low.

PWM3OAL=0, PWM3 output is active high.

PWM30EN: Enable/disable PWM3 output.

PWM3OEN=1, PWM3 output will be present on PA2.

PWM3OEN=0, PA2 is GPIO.

TM3OE: Enable/disable Timer3 match output, T3OUT toggle output when Timer3 underflow occurs.

TM3OE=1, enable T3OUT output to pad PB3.

TM3OE=0, PB3 is GPIO.

Note: T3OUT output to pad PB3 has higher priority than comparator output and buzzer1 output.

3.4.19 T3CR2 (Timer3 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T3CR2	S	0x12	-	-	T3CS	T3CE	/PS3EN	PS	:0]	
	R/W Property		-	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			Х	Х	1	1	1	1	1	1

This register is used to configure Timer3 functionality.

PS3SEL[2:0]: Prescaler3 dividing rate selection.

PS3SEL[2:0]	Dividing Rate
000	1:2
001	1:4
010	1:8
011	1:16
100	1:32
101	1:64
110	1:128
111	1:256

Table 17 Prescaler3 Dividing Rate

Note: Always set PS3SEL[2:0] at /PS3EN=1, or interrupt may be falsely triggered.

/PS3EN: Disable/enable Prescaler3.

/PS3EN=1, disable Prescaler3.

/PS3EN=0, enable Prescaler3.

T3CE: Timer3 external clock edge selection.

T3CE=1, Timer3 will decrease one while high-to-low transition occurs on pin EX_CKI1.

T3CE=0, Timer3 will decrease one while low-to-high transition occurs on pin EX_CKI1.

48

T3CS: Timer3 clock source selection.

T3CS=1, External clock on pin EX_CKI1 is selected.

T3CS=0, Instruction clock is selected.

3.4.20 PWM3DUTY (PWM3 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM3DUTY	S	0x13	PWM3DUTY[7:0]							
R	W Property				V	٧				
I				XXXX	XXXX					

The reload value of 10-bit Timer3 stored on registers TM3RH[5:4] and TMR3[7:0] is used to define the PWM3 frame rate, and registers TM3RH[1:0] and PWM3DUTY[7:0] is used to define the duty cycle of PWM3.

3.4.21 PS3CV (Prescaler3 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PS3CV	8	0x14		PS3CV[7:0]							
	R/W Property					F	3				
Initial Value			1	1	1	1	1	1	1	1	

While reading PS3CV, it will get current value of Prescaler3 counter.

3.4.22 BZ3CR (Buzzer3 Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BZ3CR	S	0x15	BZ3EN	-	ı	ı		BZ3FS	EL[3:0]	
R/W Property			W	-	-	-		٧	V	
Initial Value			0	Χ	Х	Χ	1	1	1	1

BZ3FSEL[3:0]: Frequency selection of BZ3 output.

BZ3FSEL[3:0]	BZ3 Frequency Selection				
BZ3F3EL[3.0]	Clock Source	Dividing Rate			
0000		1:2			
0001		1:4			
0010		1:8			
0011	D	1:16			
0100	Prescaler3 output	1:32			
0101		1:64			
0110		1:128			
0111		1:256			
1000		Timer3 bit 0			
1001	Timor2 output	Timer3 bit 1			
1010	Timer3 output	Timer3 bit 2			
1011		Timer3 bit 3			

P72ECEL [2.0]	BZ3 Frequency Selection			
BZ3FSEL[3:0]	Clock Source	Dividing Rate		
1100		Timer3 bit 4		
1101		Timer3 bit 5		
1110		Timer3 bit 6		
1111		Timer3 bit 7		

Table 18 Buzzer3 Output Frequency Selection

BZ3EN: Enable/Disable BZ3 output.

BZ3EN=1, enable Buzzer3. BZ3EN=0, disable Buzzer3.

3.5 I/O Port

CY8B72A provides 18 I/O pins which are PA[7:0], PB[7:0] and PC[1:0]. User can read/write these I/O pins through registers PORTA, PORTB and PORTC respectively. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTA[7:0] define the input/output direction of PA[7:0]. Register IOSTB[7:0] define the input/output direction of PC[1:0].

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register APHCON[7:6, 4:0] are used to enable or disable Pull-High resistor of PA[7:6, 4:0]. Register APHCON[5] and ABPLCON[3:0] are used to enable or disable Pull-Low resistor of PA[5, 3:0]. Register BPHCON[7:0] are used to enable or disable Pull-High resistor of PB[7:0]. Register ABPLCON[7:4] are used to enable or disable Pull-Low resistor of PB[3:0]. Register CPHCON[1:0] are used to enable or disable Pull-High resistor of PC[1:0]. Register CPLCON[1:0] are used to enable or disable Pull-Low resistor of PC[1:0]. Register PCON[4] is used to enable or disable Pull-High resistor of PA[5].

Each I/O group (PA,PB,PC) can set its Pull-High strength($100K\Omega$ or $1M\Omega$) by configuration word phstrengthA, phstrengthB and phstrengthC.(except PA5)

When an PortB I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register BODCON[7:0] determine PB[7:0] is Open-Drain or not. When an PortC I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register CODCON[1:0] determine PC[1:0] is Open-Drain or not.

The summary of Pad I/O feature is listed in the table below.

Feature		PA[3:0]	PA[7:6]PA[4]	PA[5]	PB[3:0]	PB[7:4]	PC[1:0]
lanut	Pull-High Resistor	V	V	V	V	V	V
Input	Pull-Low Resistor	V	Х	V	V	Х	V
Output	Open-Drain	Х	Х	always	V	V	V

Table 19 Summary of Pad I/O Feature

The level change on each I/O pin of PA and PB may generate interrupt request. Register AWUCON[7:0] and BWUCON[7:0] will select which I/O pin of PA and PB may generate this interrupt. As long as any pin of PA and PB is selected by corresponding bit of AWUCON and BWUCON, the register bit PABIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PABIE (INTE[1]) and GIE (PCON1[7]) are both set to 1.

There is three external interrupt provided by CY8B72A. When register bit EIS0 (INTEDG[4]) is set to 1, PA4 is used as input pin for external interrupt 0. When register bit EIS1 (INTEDG[5]) is set to 1, PA3 is used as input pin for external interrupt 1. When register bit EIS2 (INTEDG[6]) is set to 1, PA5 is used as input pin for external interrupt 2.

Note: When PA3, PA4 or PA5 is both set as level change operation and external interrupt, the external interrupt will have higher priority, and the PA3, PA4 or PA5 level change operation will be disabled.

CY8B72A provides IR carrier generation output. It is depended both on register bit IREN (IRCR[0]) and configuration word IR Current. As the table 20 shows: When IREN=1 and IR current option=Normal, the IR sink current=60mA and carrier output will be presented on PB1 pad. When IREN=1 and IR current option=Large, the IR sink current=340mA and carrier output will be presented on PA3 pad. When IREN=0, the IR carrier will not be generated.

IREN Register	IR Current Option	Current Value (mA)	IR Pad
0	X	-	-
1	Large	340	PA3
1	_Normal Table 20 IB carrie	r selection 60	PB1

PA5 can be used as external reset input determined by a configuration word. When an active-low signal is applied to PA5, it will cause CY8B72A to enter reset process.

When external crystal (E_HXT, E_XT or E_LXT) is adopted for high oscillation or low oscillation according to setting of configuration words, PA6 will be used as crystal input pin (Xin) and PA7 will be used as crystal output pin (Xout).

When I_HRC or I_LRC mode is selected as system oscillation and E_HXT, E_XT or E_LXT is not adopted, instruction clock is observable on PA7 if a configuration word is enabled.

Moreover, PA4 can be timer 0 external clock source EX_CKI0 if T0MD T0CS=1 and LCK_TM0=0. PA4 can be timer 1 external clock source EX_CKI0 if T1CS=1. PA2 can be Timer2/Timer3 external clock source EX_CKI1 if T2CS/T3CS=1.

Moreover, PB3 can be comparator output if CMPOE=1. PB3 can be Buzzer1 output if BZ1CR[7] BZ1EN=1. PB3 can be T3OUT output if T3CR1[5] TM3OE=1. The output priority of PB3 is T3OUT output > comparator output > Buzzer1 output.

PB6 can be PWM2 output If T2CR1[7] PWM2OEN=1. PB2 can be Buzzer2 output if BZ2CR[7] BZ2EN=1.

PB4 can be PWM1 output If T1CR1[7] PWM1OEN=1. PB4 can be T1OUT output if T1CR1[5] TM1OE=1. The output priority of PB4 is T1OUT > PWM1.

When configured as output, the sink current of each pin can be normal (20mA for V_{DD} =3V), large (60mA for V_{DD} =3V) or constant (18mA for V_{DD} =2~5.5V) according to configuration words. Check the following table for sink current mode setting:

Configuration Word	Normal Sink	Large Sink	Constant Sink
PXcurrent	0	1	1
PXcsc	0	0	1

Table 21 Sink current mode setting (X=A, B, C)

3.5.1 Block Diagram of IO Pins

IO_SEL: set pad attribute as input or output

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High.

PULLDOWN_EN: enable Pull-Low.

VPEN: enable pad to comparator non-inverting input.

VNEN: enable pad to comparator inverting input.

CMPVP, CMPVN: comparator non-inverting and inverting input.

RD_TYPE: select read pin or read latch.




Figure 5 Block Diagram of PA0 & PA1

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K ENB: enable $100K\Omega$ Pull-High.

PULLDOWN_EN: enable Pull-Low.

VPEN: enable pad to comparator non-inverting input.

VNEN: enable pad to comparator inverting input.

CMPVP, CMPVN: comparator non-inverting and inverting input.

RD_TYPE: select read pin or read latch.

EX_CKI1: external clock for Timer2, 3.




Figure 6 Block Diagram of PA2

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K ENB: enable 100K Ω Pull-High.

PULLDOWN_EN: enable Pull-Low.

VPEN: enable pad to comparator non-inverting input.

VNEN: enable pad to comparator inverting input.

CMPVP, CMPVN: comparator non-inverting and inverting input.

EIS1: external interrupt function enable.

INTEDG[3:2]: external interrupt edge select.

EX_INT1: external interrupt signal.

RD_TYPE: select read pin or read latch.




Figure 7 Block Diagram of PA3

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High.

VPEN: enable pad to comparator non-inverting input.

CMPVP: comparator non-inverting input.

EIS0: external interrupt function enable.

INTEDG[1:0]: external interrupt edge select.

EX_INT0: external interrupt signal.

RD_TYPE: select read pin or read latch.

EX_CKI0: external clock for Timer0, 1.




Figure 8 Block Diagram of PA4

RSTPAD_EN: enable PA5 as reset pin.

RSTB_IN: reset signal input.

IO_SEL: set pad attribute as input or output.

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP_ENB: enable 80K Ω Pull-High.

PULLDOWN_EN: enable Pull-Low.

 ${\sf EIS2: external\ interrupt\ function\ enable.}$

INTEDG[7]: external interrupt edge select.

EX_INT2: external interrupt signal.

RD_TYPE: select read pin or read latch.




Figure 9 Block Diagram of PA5

XTL_EN: enable crystal oscillation mode.

IO_SEL: set pad attribute as input or output.

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K ENB: enable $100K\Omega$ Pull-High.

VPEN: enable pad to comparator non-inverting input.

CMPVP: comparator non-inverting input.

RD_TYPE: select read pin or read latch.




Figure 10 Block Diagram of PA6, PA7

WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High.

PULLDOWN_EN: enable Pull-Low.

VPEN: enable pad to comparator non-inverting input.

CMPVP: comparator non-inverting input.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.




Figure 11 Block Diagram of PB0 & PB1

WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High.

PULLDOWN_EN: enable Pull-Low.

VPEN: enable pad to comparator non-inverting input.

VNEN: enable pad to comparator inverting input.

CMPVP, CMPVN: comparator non-inverting and inverting input.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.




Figure 12 Block Diagram of PB2 & PB3

WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High.

VPEN: enable pad to comparator non-inverting input.

VNEN: enable pad to comparator inverting input.

CMPVP, CMPVN: comparator non-inverting and inverting input.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.




Figure 13 Block Diagram of PB4 & PB5

WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High. VPEN:

enable pad to comparator non-inverting input.

CMPVP: comparator non-inverting input.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.




Figure 14 Block Diagram of PB6 & PB7

WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP1M_ENB: enable 1M Ω Pull-High.

PULLUP100K_ENB: enable 100K Ω Pull-High.

PULLDOWN_EN: enable Pull-Low.

RD_TYPE: select read pin or read latch.




Figure 15 Block Diagram of PC0, PC1

3.6 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit T0EN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock, external pin EX_CKI0 or low speed clock Low Oscillator Frequency according to register bit T0CS and LCK_TM0 (T0MD[5] and T0MD[7]). When T0CS is 0, instruction clock is selected as Timer0 clock source. When T0CS is 1 and LCK_TM0 is 0, EX_CKI0 is selected as Timer0 clock source. When T0CS is 1 and LCK_TM0 is 1 (and Timer0 source must set to 1), Low Oscillator Frequency (I_LRC or E_LXT, depends on configuration word) output is selected. Summarized table is shown below. (Also check Table 22)

Timer0 clock source	T0CS	LCKTM0	Timer0 source	Low Oscillator Frequency
Instruction clock	0	Х	Х	Х
EV OKIO	1	0	X	V
EX_CKI0		Х	0	X
E_LXT	1	1	1	1
I_LRC	1	1	1	0

Table 22 Summary of Timer0 clock source control

Moreover the active edge of EX_CKI0 or Low Oscillator Frequency to increase Timer0 can be selected by register bit T0CE (T0MD[4]). When T0CE is 1, high-to-low transition on EX_CKI0 or Low Oscillator Frequency will increase Timer0. When T0CE is 0, low-to-high transition on EX_CKI0 or Low Oscillator Frequency will increase Timer0. When using Low Oscillator Frequency as Timer0 clock source, it is suggested to use prescaler0 (see below descriptions) and the ratio set to more than 4, or missing count may happen.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PS0WDT (T0MD[3]) is clear to 0. When writing 0 to PS0WDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PS0SEL[2:0] which is from 1:2 to 1:256.

When Timer0 is overflow, the register bit T0IF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit T0IE (INTE[0]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T0IF will not be clear until firmware writes 0 to T0IF.

The block diagram of Timer0 and WDT is shown in the figure below.




Figure 16 Block Diagram of Timer0 and WDT

3.7 Timer1 / PWM1 / Buzzer1

Timer1 is an 10-bit down-count timer with Prescaler1 whose dividing rate is programmable. The output of Timer1 can be used to generate PWM1 output and Buzzer1 output. Timer1 builds in auto-reload function and Timer1 reload register stores reload data with double buffers. When user write Timer1 reload register, write Timer1 MSB 2 bits(TMRH[5:4]) first and write TMR1 second, Timer1 reload register will be updated to Timer1 counter after Timer1 overflow occurs when T1EN=1. If T1EN=0, Timer1 reload register will be updated to Timer1 counter after write TMR1 immediately. A read to the Timer1 will show the content of the Timer1 current count value.

The block diagram of Timer1 is shown in the figure below.




Figure 17 Block Diagram of Timer1

The operation of Timer1 can be enabled or disabled by register bit T1EN (T1CR1[0]). After Timer1 is enabled, its clock source can be instruction clock or pin EX CKI0 which is determined by register bit T1CS (T1CR2[5]).

When T1CS is 1, EX_CKI0 is selected as clock source. When T1CS is 0, instruction clock is selected as clock source. When EX_CKI0 is selected, the active edge to decrease Timer1 is determined by register bit T1CE (T1CR2[4]). When T1CE is 1, high-to-low transition on EX_CKI0 will decrease Timer1. When T1CE is 0, low-to-high transition on EX_CKI0 will decrease Timer1. The selected clock source can be divided further by Prescaler1 before it is applied to Timer1. Prescaler1 is enabled by writing 0 to register bit /PS1EN (T1CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS1SEL[2:0] (T1CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS1CV.

Timer1 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T1OS (T1CR1[2]) is 1, One-Shot mode is selected. Timer1 will count down once from initial value stored on register TMR1[9:0] to 0x00, i.e. underflow is occurred. When register bit T1OS (T1CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T1RL (T1CR1[1]). When T1RL is 1, the initial value stored on register TMR1[9:0] will be restored and start next down-count from this initial value. When T1RL is 0, Timer1 will start next down-count from 0x3FF.

When Timer1 is underflow, the register bit T1IF (INTF[3]) will be set to 1 to indicate Timer1 underflow event is occurred. If register bit T1IE (INTE[3]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T1IF will not be clear until firmware writes 0 to T1IF.

The timing chart of Timer1 is shown in the following figure.




Figure 18 Timer1 Timing Chart

The PWM1 output can be available on I/O pin PB4 when register bit PWM1OEN (T1CR1[7]) is set to 1. Moreover, PB4 will become output pin automatically. The active state of PWM1 output is determined by register bit PWM1OAL (T1CR1[6]). When PWM1OAL is 1, PWM1 output is active low. When PWM1OAL is 0, PWM1 output is active high. Moreover, the duty cycle and frame rate of PWM1 are both programmable. The duty cycle is determined by registers TMRH[1:0] and PWM1DUTY[7:0]. When PWM1DUTY is 0, PWM1 output will be never active. When PWM1DUTY is 0x3FF, PWM1 output will be active for 1023 Timer1 input clocks. The frame

rate is determined by TMRH[5:4] + TMR1[7:0] initial value. Therefore, PWM1DUTY value must be less than or equal to TMRH[5:4] + TMR1[7:0]. When user write PWM1DUTY, write PWM1DUTY[9:8] MSB 2 bits(TMRH[1:0]) first and write PWM1DUTY[7:0] second, PWM1 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM1 is illustrated in the following figure.




Figure 19 PWM1 Block Diagram

The Buzzer1 output (BZ1) can be available on I/O pin PB3 when register bit BZ1EN (BZ1CR1[7]) is set to 1. Moreover, PB3 will become output pin automatically. The frequency of BZ1 can be derived from Timer1 output or Prescaler1 output and dividing rate is determined by register bits BZ1FSEL[3:0] (BZ1CR[3:0]). When BZ1FSEL[3] is 0, Prescaler1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer1 is illustrated in the following figure.




Figure 20 Buzzer1 Block Diagram

3.8 Timer2 / PWM2 / Buzzer2

Timer2 is an 10-bit down-count timer with Prescaler2 whose dividing rate is programmable. The output of Timer2 can be used to generate PWM2 output and Buzzer2 output. Timer2 builds in auto-reload function and Timer2 reload register stores reload data with double buffers. When user write Timer2 reload register, write

Timer2 MSB 2 bits(TMRH[7:6]) first and write TMR2 second, Timer2 reload register will be updated to Timer2 counter after Timer2 overflow occurs when T2EN=1. If T2EN=0, Timer2 reload register will be updated to Timer2 counter after write TMR2 immediately. A read to the Timer2 will show the content of the Timer2 current count value.

The block diagram of Timer2 is shown in the figure below.




Figure 21 Block Diagram of Timer2

The operation of Timer2 can be enabled or disabled by register bit T2EN (T2CR1[0]). After Timer2 is enabled, its clock source can be instruction clock or pin EX_CKI1 which is determined by register bit T2CS (T2CR2[5]). When T2CS is 1, EX_CKI1 is selected as clock source. When T2CS is 0, instruction clock is selected as clock source. When EX_CKI1 is selected, the active edge to decrease Timer2 is determined by register bit T2CE (T2CR2[4]). When T2CE is 1, high-to-low transition on EX_CKI1 will decrease Timer2. When T2CE is 0, low-to-high transition on EX_CKI1 will decrease Timer2.

The selected clock source can be divided further by Prescaler2 before it is applied to Timer2. Prescaler2 is enabled by writing 0 to register bit /PS2EN (T2CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS2SEL[2:0] (T2CR2[2:0]). Current value of Prescaler2 can be obtained by reading register PS2CV.

Timer2 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T2OS (T2CR1[2]) is 1, One-Shot mode is selected. Timer2 will count down once from initial value stored on register TMR2[9:0] to 0x00, i.e. underflow is occurred. When register bit T2OS (T2CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T2RL (T2CR1[1]). When T2RL is 1, the initial value stored on register TMR2[9:0] will be restored and start next down-count from this initial value. When T2RL is 0, Timer2 will start next down-count from 0x3FF.

When Timer2 is underflow, the register bit T2IF (INTF[5]) will be set to 1 to indicate Timer2 underflow event is occurred. If register bit T2IE (INTE[5]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T2IF will not be clear until firmware writes 0 to T2IF.

The timing chart of Timer2 is shown in the following figure.




Figure 22 Timer2 Timing Chart

The PWM2 output can be available on I/O pin PB6 when register bit PWM2OEN (T2CR1[7]) is set to 1. Moreover, PB6 will become output pin automatically. The active state of PWM2 output is determined by register bit PWM2OAL (T2CR1[6]). When PWM2OAL is 1, PWM2 output is active low. When PWM2OAL is 0, PWM2 output is active high. Moreover, the duty cycle and frame rate of PWM2 are both programmable. The duty cycle is determined by register TMRH[3:2],PWM2DUTY[7:0]. When PWM2DUTY is 0, PWM2 output will be never active. When PWM2DUTY is 0x3FF, PWM2 output will be active for 1023 Timer2 input clocks. The frame rate is determined by TMRH[7:6],TMR2[7:0] initial value. Therefore, PWM2DUTY value must be less than or equal to TMR2[9:0]. When user write PWM2DUTY, write PWM2DUTY[9:8] MSB 2 bits(TMRH[3:2]) first and write PWM2DUTY[7:0] second, PWM2 duty register will be updated after Timer2 overflow occurs. The block diagram of PWM2 is illustrated in the following figure.




Figure 23 PWM2 Block Diagram

The Buzzer2 output (BZ2) can be available on I/O pin PB2 when register bit BZ2EN (BZ2CR1[7]) is set to 1. Moreover, PB2 will become output pin automatically. The frequency of BZ2 can be derived from Timer2 output or Prescaler2 output and dividing rate is determined by register bits BZ2FSEL[3:0] (BZ2CR[3:0]). When BZ2FSEL[3] is 0, Prescaler2 output is selected to generate BZ2 output. When BZ2FSEL[3] is 1, Timer2 output is selected to generate BZ2 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer2 is illustrated in the following figure.




Figure 24 Buzzer2 Block Diagram

3.9 Timer3 / PWM3 / Buzzer3

Timer3 is an 10-bit down-count timer with Prescaler3 whose dividing rate is programmable. The output of Timer3 can be used to generate PWM3 output. Timer3 builds in auto-reload function and Timer3 reload register stores reload data with double buffers. When users write Timer3 reload register, write Timer3 MSB 2 bits(TM3RH[5:4]) first and write TMR3 second, Timer3 reload register will be updated to Timer3 counter after Timer3 overflow occurs when T3EN=1. If T3EN=0, Timer3 reload register will be updated to Timer3 counter after write TMR3 immediately. A read to the Timer3 will show the content of the Timer3 current count value.

The block diagram of Timer3 is shown in the figure below.




Figure 25 Block Diagram of Timer3

The operation of Timer3 can be enabled or disabled by register bit T3EN (T3CR1[0]). After Timer3 is enabled, its clock source can be instruction clock or pin EX_CKI1 which is determined by register bit T3CS (T3CR2[5]). When T3CS is 1, EX_CKI1 is selected as clock source. When T3CS is 0, instruction clock is selected as clock source. When EX_CKI1 is selected, the active edge to decrease Timer3 is determined by register bit T3CE (T3CR2[4]). When T3CE is 1, high-to-low transition on EX_CKI1 will decrease Timer3. When T3CE is 0, low-to-high transition on EX_CKI1 will decrease Timer3.

The selected clock source can be divided further by Prescaler3 before it is applied to Timer3. Prescaler3 is enabled by writing 0 to register bit /PS3EN (T3CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS3SEL[2:0] (T3CR2[2:0]). Current value of Prescaler3 can be obtained by reading register PS3CV.

Timer3 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T3OS (T3CR1[2]) is 1, One-Shot mode is selected. Timer3 will count down once from initial value stored on register TMR3[9:0] to 0x00, i.e. underflow is occurred. When register bit T3OS (T3CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T3RL (T3CR1[1]). When T3RL is 1, the initial value stored on register TMR3[9:0] will be restored and start next down-count from this initial value. When T3RL is 0, Timer3 will start next down-count from 0x3FF.

When Timer3 is underflow, the register bit T3IF (INTE2[4]) will be set to 1 to indicate Timer3 underflow event is occurred. If register bit T3IE (INTE2[0]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T3IF will not be clear until firmware writes 0 to T3IF.

The timing chart of Timer3 is shown in the following figure.




Figure 26 Timer3 Timing Chart

The PWM3 output can be available on I/O pin PA2 when register bit PWM3OEN (T3CR1[7]) is set to 1. Moreover, PA2 will become output pin automatically. The active state of PWM3 output is determined by register bit PWM3OAL (T3CR1[6]). When PWM3OAL is 1, PWM3 output is active low. When PWM3OAL is 0, PWM3 output is active high. Moreover, the duty cycle and frame rate of PWM3 are both programmable. The duty cycle is determined by register TM3RH[1:0],PWM3DUTY[7:0]. When PWM3DUTY is 0, PWM3 output will be never active. When PWM3DUTY is 0x3FF, PWM3 output will be active for 1023 Timer3 input clocks. The frame rate is determined by TM3RH[5:4],TMR3[7:0] initial value. Therefore, PWM3DUTY value must be less than or equal to TMR3[9:0]. When user write PWM3DUTY, write PWM3DUTY[9:8] MSB 2 bits(TM3RH[1:0]) first and write

71

PWM3DUTY[7:0] second, PWM3 duty register will be updated after Timer3 overflow occurs. The block diagram of PWM3 is illustrated in the following figure.




Figure 27 PWM3 Block Diagram

The Buzzer3 output (BZ3) can be available on I/O pin PA2 when register bit BZ3EN (BZ3CR1[7]) is set to 1. Moreover, PA2 will become output pin automatically. The frequency of BZ3 can be derived from Timer3 output or Prescaler3 output and dividing rate is determined by register bits BZ3FSEL[3:0] (BZ3CR[3:0]). When BZ3FSEL[3] is 0, Prescaler3 output is selected to generate BZ3 output. When BZ3FSEL[3] is 1, Timer3 output is selected to generate BZ3 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer3 is illustrated in the following figure.




Figure 28 Buzzer3 Block Diagram

3.10 RFC Mode

CY8B72A has built-in RFC mode. Once RFC mode is enabled, the selected input pad state will take control of the Timer1 counting. When the selected input pad is recognized as 0 state (The input pad voltage is smaller than V_{IL}), Timer1 keeps counting. When this selected pad is recognized as 1 (The input pad voltage is larger than V_{IH}), Timer1 stops counting. The following figure shows how RFC mode operates: PSEL3~0 is used to

select one RFC input pad out of 16 CY8B72A pads. RFCEN is used to switch the Timer1 enable signal between the normal enable signal T1EN and RFC selected input state.

One application of RFC mode is to measure the capacitor-resistor charging time, As the figure shows, when PSEL3~0=0x01, PA1 is selected as RFC input pad. At first the PA1 is set as output low (the voltage of PA1 is discharged to 0). Next step, clear Timer1 content, set PA1 as input and enable RFC mode. Then Timer1 will start counting, and the RC circuit will start charging PA1. As PA1 is charged to the V_{IH} voltage, the Timer1 counting is stopped because PA1 input is high. The Timer1 content will show the RC circuit charging time. (Note: Timer1 is down-count.)




Figure 29 RFC Block Diagram

3.11 IR Carrier

CY8B72A provides two kinds of IR carrier according to its sink capability. One is Normal IR carrier whose sink current depends on how I/O pin (PB1) is configured. The other pin (PA3) is Large IR carrier whose sink current is 340mA. This feature is determined by a configuration word. When Normal IR is selected, IR carrier will be preset on I/O pin PB1 with sink current 60mA. When Large IR is selected, IR carrier will be preset on I/O pin PA3 with sink current 340mA.

The IR carrier will be generated after register bit IREN (IRCR[0]) is set to 1. Moreover, PB1 or PA3 will become output pin automatically. When IREN is clear to 0, PB1 or PA3 will become general I/O pin as it was configured.

The IR carrier frequency is selectable by register bit IRF57K (IRCR[1]). When IRF57K is 1, IR carrier frequency is 57KHz. When IRF57K is 0, IR carrier frequency is 38KHz. Because IR carrier frequency is derived from high frequency system oscillation F_{HOSC}, it is necessary to specify what frequency is used as system oscillation when external crystal is used. Register bit IROSC358M (IRCR[7]) is used to provide CY8B72A this information. When IROSC358M is 1, frequency of external crystal is 3.58MHz and when IROSC358M is 0, frequency of external crystal is 455KHz. When internal high frequency oscillation is adopted, this register will be ignored, and it will provide 4MHz clock to IR module.

The active state (polarity) of IR carrier is selectable according to PB1 or PA3 output data. When register bit IRCSEL (IRCR[2]) is 1, IR carrier will be present on pin PB1 or PA3 when its output data is 0. When register bit IRCSEL (IRCR[2]) is 0, IR carrier will be present on pin PB1 or PA3 when its output data is 1. The polarity of IR carrier is shown in the following figure.




Figure 30 Polarity of IR Carrier vs. Output Data

3.12 Low Voltage Detector (LVD)

CY8B72A low voltage detector (LVD) built-in precise band-gap reference for accurately detecting V_{DD} level. If LVDEN(register PCON[5])=1 and V_{DD} voltage value falls below LVD voltage which is selected by LVDS[2:0] as table shown below, the LVD output will become low. If the LVD interrupt is enabled, the LVD interrupt flag will be high and if GIE=1 it will force the program to execute interrupt service routine. Moreover, LVD real-state output can be polled by register PCON1[6]. The following is LVD block diagram:




Figure 31 LVD block diagram

The following table is LVD voltage select table.

LVDS[2:0]	Voltage
000	2.0V
001	2.2V
010	2.4V
011	2.7V
100	3.0V
101	3.3V
110	3.6V
111	4.3V

Table 23 LVD voltage select

3.13 Voltage Comparator

CY8B72A provides 1 set of voltage comparator and internal reference voltage with various analog comparing mode. The comparator non-inverting and inverting input can share with GPIO. The internal reference voltage can only routed to inverting input of comparator.

CMPEN (register ANAEN[7]) is used to enable and disable comparator. When CMPEN=0(default), comparator is disabled. When CMPEN=1, the comparator is enabled. In halt mode the comparator is disabled automatically.

CY8B72A comparator has two operating mode, which is P2V mode and P2P mode. These two modes are determined by VS[3:0] (register CMPCR[3:0]). When VS[3:0]=0, the comparator is in P2P mode. When VS[3:0]=1~15, it is in P2V mode. The pads used in the comparator are set as analog pads in the configuration words "Comparator Input" Pin Select.

P2V mode has the function of comparing voltage between a designated analog pad and a designated reference. The structure of P2V mode is shown in the following figure:




Figure 32 Comparator P2V mode block diagram

In P2V mode, the inverting input of the comparator is determined by VS[3:0]. VS[3:0] is used to select one out of 15 reference voltages, which is $1/16 \ V_{DD}$ to $15/16 \ V_{DD}$ as the table shown below.

VS[3:0]	Reference voltage
0000	P2P mode
0001	1/16 V _{DD}
0010	2/16 V _{DD}
0011	3/16 V _{DD}
0100	4/16 V _{DD}
0101	5/16 V _{DD}
0110	6/16 V _{DD}
0111	7/16 V _{DD}
1000	8/16 V _{DD}

VS[3:0]	Reference voltage
1001	9/16 V _{DD}
1010	10/16 V _{DD}
1011	11/16 V _{DD}
1100	12/16 V _{DD}
1101	13/16 V _{DD}
1110	14/16 V _{DD}
1111	15/16 V _{DD}

Table 24 P2V mode reference voltage select

In P2V mode, the non-inverting input of the comparator is determined by PS[3:0] (register CMPCR[7:4]). PS[3:0] select one out of 15 pads PA7~6, PA4~0 and PB7~0 as the non-inverting input of the comparator. The table is shown below.

PS[3:0]	Selected Pad
0000	PA0
0001	PA1
0010	PA2
0011	PA3
0100	PA4
0101	-
0110	PA6
0111	PA7
1000	PB0
1001	PB1
1010	PB2
1011	PB3
1100	PB4
1101	PB5
1110	PB6
1111	PB7

Table 25 P2V mode pad select

The P2P mode has the function of comparing voltage between two analog pads. In this mode VS[3:0]=0, PS[3:0] select 2 out of 8 analog pads to be the non-inverting and inverting input of the comparator. The selection table is as the below.




Figure 33 Comparator P2P mode block diagram

PS[3:0]	Non-inverting input	Inverting input
0000	PA0	PA1
0001	PA1	PA0
0010	PA2	PA3
0011	PA3	PA2
0100	PA0	PB3
0101	PA1	PB2
0110	PA2	PB5
0111	PA3	PB4
1000	PB2	PA1
1001	PB3	PA0
1010	PB4	PA3
1011	PB5	PA2
1100	PB2	PB3
1101	PB3	PB2
1110	PB4	PB5
1111	PB5	PB4

Table 26 P2P mode pads select

There are 3 ways to get the comparator output result: One is through interrupt mechanism, one is through register polling, another is through probing output pad.

To use comparator interrupt function, set CMPEN=1 and CMPIE=1, then read register OSCCR which will end the mismatch condition of comparator output and registered comparator output, then clear interrupt flag CMPIF. When comparator output change state, the CMPIF will be set to 1, thus entering interrupt service routine.

Comparator output can be polled by CMPOUT (register OSCCR[7]).

To probe comparator output at output pad, set CMPOE (register OSCCR[6]) to 1, then PB3 will be the real-time state of the comparator output. It is noted that when CMPOE=1, the PWM1 function will be disabled if it is enabled.

3.14 Analog-to-Digital Convertor (ADC)

CY8B72A provide 12+1 channel 12-bit SAR ADC to transfer analog signal into 12-bits digital data. The ADC high reference voltage is selectable. They can be external voltage from PA0, or internal generated voltage VDD, 4V, 3V or 2V. The Analog input is selected from analog signal input pin PA0~PA4, PB1~PB7 or from internal generated 1 / 4 *VDD. The ADC clock ADCLK can be selected to be Fcpu/1, Fcpu/2, Fcpu/8 or Fcpu/16. The Sampling pulse width can be selected to be ADCLK*1, ADCLK*2, ADCLK*4 or ADCLK*8. Set ADEN=1 before ADC take into operation. Then set START=1, the ADC will start to convert analog signal to digital. EOC=0 means ADC is in processing. EOC=1 indicate ADC is at end of conversion. If ADIE=1 and global interrupt is enabled, the ADC interrupt will issue after EOC low go high. The block diagram is as following figure.




Figure 34 ADC block diagram

3.14.1 ADC reference voltage

ADC is built-in five high reference voltage source controlled by ADVREFH register. These high reference voltage source are one external voltage source (PA0) and four internal voltage source (VDD, 4V, 3V, 2V). When EVHENB bit is "1", ADC reference voltage is external voltage source from PA0. In this mode PA0 must input a voltage between VDD and 2V. If EVHENB bit is 0, ADC reference voltage is from internal voltage source selected by VHS[1:0]. If VHS[1:0] is "11", ADC reference voltage is VDD. If VHS[1:0] is "10", ADC reference voltage is 4V. If VHS[1:0] is "01", ADC reference voltage is 3V. If VHS[1:0] is "00", ADC reference voltage is 2V. The limitation of internal reference voltage application is VDD can't below each of internal

voltage level, or the level is equal to VDD. ADC sampling voltage range is limited by high/low reference voltage. The ADC low reference voltage is VSS and not changeable. The ADC high reference voltage includes internal VDD/4V/3V/2V and external reference voltage source from PA0 pin. The ADC reference voltage range limitation is (ADC high reference voltage – low reference voltage) ≥ 2V. ADC low reference voltage is VSS=0V. So ADC high reference voltage range is 2V ~ VDD.

ADC analog input signal voltage must be from ADC low reference voltage to ADC high reference voltage. If the ADC analog input signal voltage is over this range, The ADC converting result is unexpected (full scale or zero).

EVHENB	VHS[1:0]	Reference voltage
1	хх	PA0
0	1 1	VDD
0	1 0	4V
0	0 1	3V
0	0 0	2V

Table 27 ADC reference voltage select

3.14.2 ADC analog input channel

ADC use CHS[3:0] and GCHS to select analog input source. GCHS is global channel select. Namely, GCHS must be 1 before any analog input source can be selected and converted.

GCHS	CHS[3:0]	ADC analog input source
0	xxxx	x
1	0000	PA0
1	0 0 0 1	PA1
1	0 0 1 0	PA2
1	0011	PA3
1	0100	PA4
1	0101	PB1
1	0110	PB2
1	0 1 1 1	PB3
1	1000	PB4
1	1001	PB5
1	1010	PB6
1	1011	PB7
1	1 1 0 0	1 / 4 * VDD
1	1101~1111	N.C.

Table 28 ADC analog input source select

ADC input pins are shared with digital I/O pins. Connect an analog signal to these pin may cause extra current leakage in I/O pins. In the power down mode, the above leakage current will be a big problem. Register bit PACONx/PBCONx is PAx/PBx configuration register bit to solve above problem. Write "1" to PACONx/ PBCONx register bit will configure related PAx/PBx pin as pure analog input pin to avoid current leakage, and it can't be use as normal I/O.

Except setting the PACONx/PBCONx register bit, the selected analog input pin must be set as input mode and the internal pull-high / pull-down must be disabled, otherwise the analog input level may be affected.

3.14.3 ADC clock (ADCLK), sampling clock (SHCLK) and bit number

Conversion speed and conversion accuracy are affected by the selection of the ADC clock (ADCLK), sampling pulse width (SHCLK) and conversion bit number. ADCLK is the base clock of ADC. During the operation of SAR ADC, bit operation is synchronized with ADCLK. SHCLK is the duration of analog signal sampling time, larger SHCLK will restore original analog signal level more closely but it will slow down the ADC conversion speed. Vise versa. The ADC can select different conversion bit number which is depended on ADCR[1:0] register bits. There are 2 bit number to select, which is 12-bit, 10-bit and 8-bit. Less conversion bit number will speed up the ADC conversion rate but the effective ADC bit is less. More conversion bit number will slow down the conversion rate but the accuracy is more.

The ADC clock is derived from Fcpu and is selectable from ADCK[1:0].

ADCK[1:0]	ADC clock
0 0	Fcpu/16
0 1	Fcpu/8
1 0	Fcpu/1
1 1	Fcpu/2

Table 29 ADC clock select

The Sampling clock width is derived from ADCLK and is selectable from SHCK[1:0].

SHCK[1:0]	Sampling clock
0 0	1 ADCLK
0 1	2 ADCLK
1 0	4 ADCLK
1 1	8 ADCLK

Table 30 ADC sampling clock select

ADC bit number select is from ADCR[1:0].

ADCR[1:0]	Conversion bit number
0 0	8-bit
0 1	10-bit
1 x	12-bit

Table 31 conversion bit number select

The ADC converting time is from START(Start to ADC convert) to EOC=1 (End of ADC convert). The duration is depending on ADC resolution and ADC clock rate and sampling clock width.

ADC conversion time ≈ sampling clock width + (ADC bit number + 2) * ADCLK width.

The following table is some example conversion time and conversion rate of ADC.

Dia No.	ADC alask	CHOLK	Conversion	Fcpu=	2MHz	Fcpu=	:250K
Bit No.	ADC clock	SHCLK	Time (ADCLK No.)	Time	Rate	Time	Rate
12	Fcpu/16	8 ADCLK	22	176us	5.68kHz	1408us	710Hz
12	Fcpu/1	1 ADCLK	15	7.5us	133.3kHz	60us	16.7kHz
10	Fcpu/1	1 ADCLK	13	6.5us	153.8kHz	52us	19.2kHz
8	Fcpu/1	1 ADCLK	11	5.5us	181.8kHz	44us	22.7kHz

Table 32 ADC Conversion time

3.14.4 ADC operation

Set ADC clock (ADCLK), sampling clock width (SHCLK), conversion bit number (ADCR), ADC high reference voltage (ADVREFH), select input channel and PACON or PBCON related bit. Then set ADEN=1.

After setting ADEN=1, it must wait at least 256us (ADC internal bias stable time) before ADC can operate. Write START to 1 to start an ADC conversion session. During ADC is in processing EOC=0. Polling EOC=1 or wait for ADC interrupt at the end of ADC conversion.

3.15 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in CY8B72A which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out can reset CY8B72A or issue an interrupt request which is determined by another configuration word. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be 3.5 ms, 15 ms, 60 ms or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be

assigned to WDT by writing 1 to register bit PS0WDT. The dividing rate of Prescaler0 for WDT is determined by register bits PS0SEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from 1:1 to 1:128 if WDT time-out will reset CY8B72A and dividing rate is from 1:2 to 1:256 if WDT time-out will interrupt CY8B72A.

When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1.

If user selects interrupt for WDT time-out mechanism, register bit WDTIF (INTF[6]) will set to 1 after WDT is expired. It may generate an interrupt request if register bit WDTIE (INTE[6]) and GIE both set to 1. WDTIF will not be clear until firmware writes 0 to WDTIF.

3.16 Interrupt

CY8B72A provides two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 12 hardware interrupts:

Timer0 overflow interrupt.

Timer1 underflow interrupt.

Timer2 underflow interrupt.

Timer3 underflow interrupt.

WDT timeout interrupt.

PA/PB input change interrupt.

External 0 interrupt.

External 1 interrupt

External 2 interrupt

LVD interrupt.

Comparator output status change interrupt.

ADC end-of-convert interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address 0x001. At the same time, GIE will be clear to 0 by CY8B72A automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of interrupt flag will be set to 1. This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling the corresponding bit of interrupt flag. Note that only when the corresponding interrupt enable bit is set to 1, will the corresponding interrupt flag be read. And if the corresponding interrupt enable bit is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from 0x008. At the same time, the register bit GIE will be clear by CY8B72A automatically. If user wants to implement

nested interrupt, instruction ENI can be used as the first instruction of interrupt service routine which will set GIE to 1 again and allow other interrupt events to interrupt CY8B72A again. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.

It should be noted that ENI instruction cannot be placed right before RETIE instruction because ENI instruction in interrupt service routine will trigger nested interrupt, but RETIE will clear internal interrupt processing after jump out of ISR, so it is possible for interrupt flag to be falsely cleared.

3.16.1 Timer0 Overflow Interrupt

Timer0 overflow (from 0x00 to 0xFF) will set register bit T0IF. This interrupt request will be serviced if T0IE and GIE are set to 1.

3.16.2 Timer1 Underflow Interrupt

Timer1 underflow (from 0x3FF to 0x00) will set register bit T1IF. This interrupt request will be serviced if T1IE and GIE are set to 1.

3.16.3 Timer2 Underflow Interrupt

Timer2 underflow (from 0x3FF to 0x00) will set register bit T2IF. This interrupt request will be serviced if T2IE and GIE are set to 1.

3.16.4 Timer3 Underflow Interrupt

Timer3 underflow (from 0x3FF to 0x00) will set register bit T3IF. This interrupt request will be serviced if T3IE and GIE are set to 1.

3.16.5 WDT Timeout Interrupt

When WDT is timeout and the configuration word selects WDT timeout will generate interrupt request, it will set register bit WDTIF. This interrupt request will be serviced if WDTIE and GIE are set to 1.

3.16.6 PA/PB Input Change Interrupt

When PAx, $0 \le x \le 7$, PBy, $0 \le y \le 7$ is configured as input pin and corresponding register bit WUPAx, WUPBx is set to 1, a level change on these selected I/O pin(s) will set register bit PABIF. This interrupt request will be serviced if PABIE and GIE are set to 1. Note when PA3, PA4 or PA5 is both set as level change interrupt and external interrupt, the external interrupt enable EIS0, EIS1 or EIS2=1 will disable PA3, PA4 or PA5 level change operation.

3.16.7 External 0 Interrupt

According to the configuration of EIS0=1 and INTEDG, the selected active edge on I/O pin PA4 will set register bit INT0IF and this interrupt request will be served if INT0IE and GIE are set to 1.

3.16.8 External 1 Interrupt

According to the configuration of EIS1=1 and INTEDG, the selected active edge on I/O pin PA3 will set register bit INT1IF and this interrupt request will be served if INT1IE and GIE are set to 1.

3.16.9 External 2 Interrupt

According to the configuration of EIS2=1 and INTEDG, the selected active edge on I/O pin PA5 will set register bit INT2IF and this interrupt request will be served if INT2IE and GIE are set to 1.

3.16.10 LVD Interrupt

When V_{DD} level falls below LVD voltage, LVD flag will from high to low, and set the register bit LVDIF=1. This interrupt request will be serviced if LVDIE and GIE are set to 1.

3.16.11 Comparator Output Status Change Interrupt

The comparator interrupt is triggered whenever a change occurs on the comparator output status. This interrupt request will be serviced if CMPIE and GIE are set to 1. Note that before the comparator interrupt could happen, reading register OSCCR is needed to clear the previous comparator output status difference.

3.16.12 ADC end of conversion Interrupt

The ADC interrupt is triggered whenever an ADC end-of-convert signal is issued. This interrupt request will be serviced if ADIE and GIE are set to 1.

3.17 Oscillation Configuration

Because CY8B72A is a dual-clock IC, there are high oscillation (F_{HOSC}) and low oscillation (F_{LOSC}) that can be selected as system oscillation (F_{OSC}). The oscillators which could be used as F_{HOSC} are internal high RC oscillator (I_HRC), external high crystal oscillator (E_HXT) and external crystal oscillator (E_XT). The oscillators which could be used as F_{LOSC} are internal low RC oscillator (I_LRC) and external low crystal oscillator (E_LXT).




Figure 35 Oscillation Configuration of CY8B72A

There are two configuration words to determine which oscillator will be used as F_{HOSC}. When I_HRC is selected as F_{HOSC}, I_HRC output frequency is determined by three configuration words and it can be 1M, 2M, 4M, 8M, 16M or 20MHz. Moreover, external crystal oscillator pads PA6 and PA7 can be used as I/O pins. On the other hand, PA7 can be the output pin of instruction clock according to a configuration word's setting. If F_{HOSC} required external crystal whose frequency ranges from 8MHz to 20MHz, E_HXT is recommended. If F_{HOSC} required external crystal whose frequency ranges from 455KHz to 6MHz, E_XT is recommended. When E_HXT or E_XT is adopted, PA6/PA7 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PA7 is crystal output pin (Xout) and PA6 is crystal input pin (Xin).

There is one configuration word to determine which oscillator will be used as F_{LOSC} . When I_LRC is selected, its frequency is centered on 32768Hz. If F_{LOSC} required external crystal, E_LXT is selected and only 32768Hz crystal is allowed. When E_LXT is adopted, PA6/PA7 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PA7 is crystal output pin (Xout) and PA6 is crystal input pin (Xin). The dual-clock combinations of F_{LOSC} and F_{LOSC} are listed below.

No.	FHOSC	FLOSC
1	I_HRC	I_LRC
2	E_HXT or E_XT	I_LRC
3	I_HRC	E_LXT

Table 33 Dual-clock combinations

When E_HXT, E_XT or E_LXT is used as one of oscillations, the crystal or resonator is connected to Xin and Xout to provide oscillation. Moreover, a resistor and two capacitors are recommended to connect as following figure in order to provide reliable oscillation, refer to the specification of crystal or resonator to adopt appropriate C1 or C2 value. The recommended value of C1 and C2 are listed in the table below.

Oscillation Mode	Crystal Frequency (Hz)	C1, C2 (pF)
E_HXT	16M	5 ~ 10
	10M	5 ~ 30
	8M	5 ~ 20
E_XT	4M	5 ~ 30
	1M	5 ~ 30
	455K	10 ~ 100
E_LXT	32768	5 ~ 30

Table 34 Recommended C1 and C2 Value for Different Kinds of Crystal Oscillation For

20MHZ resonator in 2 clock CPU cycle mode, an 18pF C2 capacitor is a must.

To get precise and stable 32.768k frequency, choosing the right C1 and C2 value is important. You need to match the C1 / C2 capacitance to the specific crystal you chose. Every crystal datasheet lists something called the Load Capacitance (CL), C1 and C2 value is chosen with the following formula:

C1=C2=2*CL-Cbt

Where Cbt is the CY8B72A crystal pad built-in capacitance, which is about 5pF. For example, for crystal CL=12.5P, C1=C2=20pF is recommended.

The accuracy of I_HRC is $\pm 1\%$ at 25 °C commercial conditions.




Figure 36 Connection for External Crystal Oscillation

Either F_{HOSC} or F_{LOSC} can be selected as system oscillation F_{OSC} according to the value of register bit SELHOSC (OSCCR[0]). When SELHOSC is 1, F_{HOSC} is selected as F_{OSC}. When SELHOSC is 0, F_{LOSC} is selected as F_{OSC}. Once F_{OSC} is determined, the instruction clock F_{INST} can be F_{OSC}/2 or F_{OSC}/4 according to value of a configuration word.

3.18 Operating Mode

CY8B72A provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, CY8B72A will stop almost all operations except Timer0/Timer1/Timer2/ Timer3/WDT in order to wake-up periodically. At Halt mode, CY8B72A will sleep until external event or WDT trigger IC to wake-up. The block diagram of four operating modes is described in the following figure.




Figure 37 Four Operating Modes

3.18.1 Normal Mode

After any Reset Event is occurred and Reset Process is completed, CY8B72A will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock=fast, CY8B72A will enter Normal mode, if Startup Clock=Slow, CY8B72A will enter Slow mode. At Normal mode, FHOSC is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, CY8B72A will enter Normal mode after reset process is completed.

Instruction execution is based on F_{HOSC} and all peripheral modules may be active according to corresponding module enable bit.

The F_{LOSC} is still active and running.

IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).

IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).

For real time clock applications, the CY8B72A can run in normal mode, at the same time the low-frequency clock Low Oscillator Frequency connects to Timer0 clock. This is made possible by setting LCKTM0 to 1 and corresponding configuration word Timer0 source setting to 1.

3.18.2 Slow Mode

CY8B72A will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode, FLOSC is selected as system oscillation in order to save power consumption but still keep IC running. However, FHOSC will not be disabled automatically by CY8B72A. Therefore user can write 0 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop FHOSC at the same time, one must enter slow mode first, then disable FHOSC, or the program may hang on.

Instruction execution is based on FLOSC and all peripheral modules may be active according to corresponding module enable bit.

FHOSC can be disabled by writing 1 to register bit STPHOSC.

IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].

IC can switch to Normal mode by writing 1 to SELHOSC.

3.18.3 Standby Mode

CY8B72A will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however, Fhosc will not be disabled automatically by CY8B72A and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop Fhosc oscillation. Most of CY8B72A peripheral modules are disabled but Timer can be still active if register bit T0EN/T1EN/T2EN/T3EN is set to 1. Therefore CY8B72A can wake-up after Timer0/Timer1/Timer2/Timer3 is expired. The expiration period is determined by the register TMR0/TMR1[9:0]/TMR2[9:0]/TMR3[9:0], FINST and other configurations for Timer0/Timer1/Timer2/Timer3.

Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.

FHOSC can be disabled by writing 1 to register bit STPHOSC.

The FLOSC is still active and running.

IC can wake-up from Standby mode if any of (a) Timer0/Timer1/Timer2/Timer3 (overflow/underflow) interrupt, (b) WDT timeout interrupt, (c) PA/PB input change interrupt, (d) INT external interrupt is happened, (e) LVD interrupt, (f) Comparator output status change interrupt or (g) ADC end-of-convert interrupt.

After wake-up from Standby mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.

It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.

3.18.4 Halt Mode

CY8B72A will enter Halt mode by executing instruction SLEEP or writing 01b to register bits OPMD[1:0]. After entering Halt mode, register bit /PD (STATUS[3]) will be clear to 0, register bit /TO (STATUS[4]) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and CY8B72A can only wakeup by some specific events. Therefore, Halt mode is the most power saving mode provided by CY8B72A.

Instruction execution is stop and all peripheral modules are disabled.

FHOSC and FLOSC are both disabled automatically.

IC can wake-up from Halt mode if any of (a) WDT timeout interrupt, (b) PA/PB input change interrupt or (c) INT or external interrupt is happened.

After wake-up from Halt mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.

Note: Users can change STPHOSC and enter Halt mode in the same instruction.

It is not recommended to change oscillator mode (normal to slow or slow to normal) and enter halt mode at the same time.

3.18.5 Wake-up Stable Time

The wake-up stable time of Halt mode is determined by Configuration word: High Oscillator Frequency or Low Oscillator Frequency. If one of E_HXT, E_XT and E_LXT is selected, the wake-up period would be 512*Fosc. And if no XT mode are selected, 16*Fosc would be set as wake up period. On the other hand, there is no need of wake-up stable time for Standby mode because either Fhosc or FLosc is still running at Standby mode.

Before CY8B72A enter Standby mode or Halt mode, user may execute instruction ENI. At this condition, CY8B72A will branch to address 0x008 in order to execute interrupt service routine after wake-up. If instruction DISI is executed before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

3.18.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

Mode	Normal	Normal Slow Standby		Halt
F _{HOSC}	Enabled	STPHOSC	STPHOSC	Disabled
F _{LOSC}	Enabled	Enabled	Enabled	Disabled
Instruction Execution	Executing	Executing	Stop	Stop
Timer0/1/2/3	TxEN	TxEN	TxEN	Disabled
WDT	Option and WDTEN	Option and WDTEN	Option and WDTEN	Option and WDTEN
Other Modules	Module enable bit	Module enable bit	Module enable bit	All disabled
Wake-up Source	-	-	- Timer0/1/2/3 overflow - WDT timeout - PA/PB input change - INT0/1/2 - LVD interrupt - Comparator interrupt - ADC end-of-convert	- WDT timeout - PA/PB input change - INT0/1/2

Table 35 Summary of Operating Modes

3.19 Reset Process

CY8B72A will enter Reset State and start Reset Process when one of following Reset Event is occurred:

Power-On Reset (POR) is occurred when V_{DD} rising is detected.

Low-Voltage Reset (LVR) is occurred when operating V_{DD} is below pre-defined voltage.

Pin RSTb is low state.

WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown. The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

Event	/TO	/PD
POR, LVR	1	1
RSTb reset from non-Halt mode	unchanged	unchanged
RSTb reset from Halt mode	1	1
WDT reset from non-Halt mode	0	1

Event	/TO	/PD
WDT reset from Halt mode	0	0
SLEEP executed	1	0
CLRWDT executed	1	1

Table 36 Summary of /TO & /PD Value and its Associated Event

After Reset Event is released, CY8B72A will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by three-bit configuration words which can be 140us, 4.5ms, 18ms, 72ms or 288ms. After power-up reset time, CY8B72A will wait for further oscillator start-up time (OST) before it starts to execute program. OST=1 clock cycle of Fosc if the previous power-up time is 140us, OST=16 clock cycles of Fosc if the previous power-up time is 4.5ms, 18ms, 72ms or 288ms.




Figure 38 Block diagram of on-chip reset circuit

For slow V_{DD} power-up, it is recommended to use RSTb reset, as the following figure.

It is recommended the R value should be not greater than $40K\Omega$.

The R1 value= 100Ω to $1K\Omega$ will prevent high current, ESD or Electrical overstress flowing into reset pin.

The diode helps discharge quickly when power down.




Figure 39 Block Diagram of Reset Application

4. Instruction Set

CY8B72A provides 55 powerful instructions for all kinds of applications.

Arithmetic Instructions ANDAR R d dest = ACC & R IORAR R d dest = ACC R XORAR R d dest = ACC ⊕ R ANDIA i ACC = ACC & i IORIA i ACC = ACC ⊕ i XORIA i ACC = ACC ⊕ i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R d Increase R, skip if 0 1 DECRS DECRS 1 DECRS INCRSZ R d Increase R, skip if 0 1 DECRS DECRS	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Z Z Z Z C C C C
ANDAR R d dest = ACC & R IORAR R d dest = ACC R XORAR R d dest = ACC R ANDIA i ACC = ACC & i IORIA i ACC = ACC i XORIA i ACC = ACC i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1 1 1 1 1 1	Z Z Z Z C C
IORAR R d dest = ACC R XORAR R d dest = ACC ⊕ R ANDIA i ACC = ACC & i IORIA i ACC = ACC ⊕ i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 INCRSZ R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0	1 1 1 1 1 1 1 1	Z Z Z Z C C
XORAR R d dest = ACC ⊕ R ANDIA i ACC = ACC & i IORIA i ACC = ACC ⊕ i XORIA i ACC = ACC ⊕ i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1 1 1 1 1	Z Z Z C C
ANDIA i ACC = ACC & i IORIA i ACC = ACC i XORIA i ACC = ACC i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1 1 1 1 1	Z Z C C -
IORIA i ACC = ACC i XORIA i ACC = ACC ⊕ i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1 1 1 1	Z Z C C
XORIA i ACC = ACC ⊕ i RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1 1 1	Z C C
RRR R d Rotate right R RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Decrease R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1 1	C C -
RLR R d Rotate left R BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1	C -
BSR R bit Set bit in R BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1 1 1	-
BCR R bit Clear bit in R INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1	
INCR R d Increase R DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1	
DECR R d Decrease R COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1		Z
COMR R d dest = ~R Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1	
Conditional Instructions BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1		Z
BTRSC R bit Test bit in R, skip if clear 1 BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	1	Z
BTRSS R bit Test bit in R, skip if set 1 INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1		
INCRSZ R d Increase R, skip if 0 1 DECRS R d Decrease R, skip if 0 1	or 2	-
DECRS R d Decrease R, skip if 0 1	or 2	1
Z R d Decrease R, skip if 0 1	or 2	-
Data Transfer Instructions	or 2	-
, , ,		
MOVAR R Move ACC to R	1	-
MOVR R d Move R	1	Z
MOVIA i Move immediate to ACC	1	-
SWAPR R d Swap halves R	1	-
IOST F Load ACC to F-page SFR	1	-
IOSTR F Move F-page SFR to ACC	1	-
SFUN S Load ACC to S-page SFR	1	-
SFUNR S Move S-page SFR to ACC	1	-
TOMD Load ACC to T0MD	1	-
T0MDR Move T0MD to ACC		-
TABLEA Read ROM	1	-

Inst.	OP		Operation	Cyc.	Flag
	1	2	- operation	Oyo.	. iug
Arithmeti	c In	str	uctions		
ADDAR	R	d	dest = R + ACC	1	Z, DC, C
SUBAR	R	d	dest = R + (~ACC)	1	Z, DC, C
ADCAR	R	d	dest = R + ACC + C	1	Z, DC, C
SBCAR	R	d	dest = R + (~ACC) + C	1	Z, DC, C
ADDIA	i		ACC = i + ACC	1	Z, DC, C
SUBIA	i		ACC = i + (~ACC)	1	Z, DC, C
ADCIA	i		ACC = i + ACC + C	1	Z, DC, C
SBCIA	i		ACC = i + (~ACC) + C	1	Z, DC, C
DAA			Decimal adjust for ACC	1	С
CMPAR	R		Compare R with ACC	1	Z, C
CLRA			Clear ACC	1	Z
CLRR			Clear R	1	Z
Other Ins	truc	ctio	ns		
NOP			No operation	1	-
SLEEP			Go into Halt mode	1	/TO, /PD
CLRWDT			Clear Watch-Dog Timer	1	/TO, /PD
ENI			Enable interrupt	1	1
DISI			Disable interrupt	1	-
INT			Software Interrupt	3	-
RET			Return from subroutine	2	-
RETIE			Return from interrupt and enable interrupt	2	ı
RETIA		i	Return, place immediate in ACC	2	1
CALLA			Call subroutine by ACC	2	-
GOTOA			unconditional branch by ACC	2	-
LCALL	a	dr	Call subroutine	2	-
LGOTO	a	dr	unconditional branch	2	-

Table 37 Instruction Set

ACC: Accumulator.

adr: immediate address.

bit: bit address within an 8-bit register R.

C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is **NOT** occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow IS occurred for subtraction instruction.

d: Destination

If d is "0", the result is stored in the ACC.

If d is "1", the result is stored back in register R.

DC: Digital carry flag.

dest: Destination.

F: F-page SFR, F is 0x5 ~ 0xF.

i: 8-bit immediate data.

PC: Program Counter.

PCHBUF: High Byte Buffer of Program Counter.

/PD: Power down flag bit

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

Prescaler: Prescaler0 dividing rate.

R: R-page SFR, R is 0x0 ~0x7F.

S: S-page SFR, S is $0x0 \sim 0x15$.

T0MD: T0MD register.

TBHP: The high-Byte at target address in ROM.

TBHD: Store the high-Byte data at target address in ROM.

/TO: Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

94

/TO=0, WDT timeout is occurred.

WDT: Watchdog Timer Counter.

Z: Zero flag

ADCAR	Add ACC and R with Carry	ADDAR	Add ACC and R
Syntax:	ADCAR R, d	Syntax:	ADDAR R, d
Operand:	$0 \le R \le 127$ d = 0, 1.	Operand:	$0 \le R \le 127$ d = 0, 1.
Operation:	R + ACC + C → dest	Operation:	ACC + R →dest
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Add the contents of ACC and register R with Carry. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.	Description:	Add the contents of ACC and R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle	1	Cycle:	1
Example:	ADCAR R, d before executing instruction: ACC=0x12, R=0x34, C=1, d=1, after executing instruction: R=0x47, ACC=0x12, C=0.	Example:	ADDAR R, d before executing instruction: ACC=0x12, R=0x34,C=1, d=1, after executing instruction: R=0x46, ACC=0x12, C=0.

ADCIA	Add ACC and Immediate with Carry	ADDIA	Add ACC and Immediate
Syntax:	ADCIA i	Syntax:	ADDIA i
Operand:	0 ≤ i < 255	Operand:	$0 \le i < 255$
Operation:	$ACC + i + C \rightarrow ACC$	Operation:	$ACC + i \rightarrow ACC$
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Add the contents of ACC and the 8-bit immediate data i with Carry. The result is placed in ACC.	Description:	Add the contents of ACC with the 8-bit immediate data i. The result is placed in ACC.
Cycle:	1	Cycle:	1
Example:	ADCIA i before executing instruction: ACC=0x12, i=0x34, C=1, after executing instruction: ACC=0x47, C=0.	Example:	ADDIA i before executing instruction: ACC=0x12, i=0x34, C=1, after executing instruction: ACC=0x46, C=0.

ANDAR	AND ACC and R
Syntax:	ANDAR R, d
Operand:	$0 \le R \le 127$ d = 0, 1.
Operation:	ACC & R →dest
Status affected:	Z
Description:	The content of ACC is AND'ed with R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	ANDAR R, d before executing instruction: ACC=0x5A, R=0xAF, d=1. after executing instruction: R=0x0A, ACC=0x5A, Z=0.

BCR	Clear Bit in R
Syntax:	BCR R, bit
Operand:	$0 \le R \le 127$ $0 \le bit \le 7$
Operation:	$0 \rightarrow R[bit]$
Status affected:	
Description:	Clear the bit th position in R.
Cycle:	1
Example:	BCR R, B2 before executing instruction: R=0x5A, B2=0x3, after executing instruction: R=0x52.

ANDIA	AND Immediate with ACC
Syntax:	ANDIA i
Operand:	$0 \le i < 255$
Operation:	$ACC \& i \rightarrow ACC$
Status affected:	Z
Description:	The content of ACC register is
	AND'ed with the 8-bit immediate
	data i. The result is placed in ACC.
Cycle:	1
Example:	ANDIA i
	before executing instruction: ACC=0x5A, i=0xAF,
	after executing instruction:
	ACC=0x0A, Z=0.

BSR	Set Bit in R
Syntax:	BSR R, bit
Operand:	$0 \le R \le 127$ $0 \le bit \le 7$
Operation:	$1 \rightarrow R[bit]$
Status affected:	
Description:	Set the bit th position in R.
Cycle:	1
Example:	BSR R, B2 before executing instruction: R=0x5A, B2=0x2, after executing instruction: R=0x5E.

BTRSC	Test Bit in R and Skip if Clear	CALLA	Call Subroutine
Syntax:	BTRSC R, bit	Syntax:	CALLA
Operand:	$0 \le R \le 127$	Operand:	
	$0 \le \text{bit} \le 7$	Operation:	$PC + 1 \rightarrow Top of Stack$
Operation:	Skip next instruction, if $R[bit] = 0$.		$\{TBHP, ACC\} \rightarrow PC$
Status affected:		Status affected:	
	bit] = 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.	Description:	The return address (PC + 1) is pushed onto top of Stack. The contents of TBHP[2:0] is loaded into PC[10:8] and ACC is loaded into PC[7:0].
Cycle:	1 or 2(skip)	Cycle:	2
Example:	BTRSC R, B2 Instruction1 Instruction2 before executing instruction: R=0x5A, B2=0x2, after executing instruction: because R[B2]=0, instruction1 will not be executed, the program will start execute instruction from instruction2.	Example:	CALLA before executing instruction: TBHP=0x02, ACC=0x34. PC=A0. Stack pointer=1. after executing instruction: PC=0x234, Stack[1]=A0+1, Stack pointer=2

BTRSS	Test Bit in R and Skip if Set
Syntax:	BTRSS R, bit
Operand:	$0 \le R \le 127$ $0 \le bit \le 7$
Operation:	Skip next instruction, if $R[bit] = 1$.
Status affected:	
Description:	If R[bit] = 1, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1 or 2(skip)
Example:	BTRSS R, B2 Instruction2 Instruction3 before executing instruction: R=0x5A, B2=0x3, after executing instruction: because R[B2]=1, instruction2 will not be executed, the program will start execute instruction from instruction3.

CLRA	Clear ACC
Syntax:	CLRA
Operand:	
Operation:	$00h \rightarrow ACC$ $1 \rightarrow Z$
Status affected:	Z
Description:	ACC is clear and Z is set to 1.
Cycle:	1
Example:	CLRA before executing instruction: ACC=0x55, Z=0. after executing instruction: ACC=0x00, Z=1.

CLRR	Clear R	COMR	Complement R
Syntax:	CLRR R	Syntax:	COMR R, d
Operand:	0 ≤ R ≤ 127	Operand:	0 ≤ R ≤ 127
Operation:	00h →R		d = 0, 1.
	1 →Z	Operation:	~R →dest
Status affected:	Z	Status affected:	Z
Description:	The content of R is clear and Z is set to 1.	Description:	The content of R is complemented. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to
Cycle:	1		R.
Example:	CLRR R	Cycle:	1
	before executing instruction: R=0x55, Z=0. after executing instruction: R=0x00, Z=1.	Example:	COMR, d before executing instruction: R=0xA6, d=1, Z=0. after executing instruction: R=0x59, Z=0.

CLRWDT	Clear Watch-Dog Timer	CMPAR	Compare ACC and R
Syntax:	CLRWDT	Syntax:	CMPAR R
Operand:		Operand:	0 ≤ R ≤ 127
Operation:	00h →WDT,	Operation:	R - ACC \rightarrow (No restore)
	00h $ ightarrow$ WDT prescaler	Status affected:	Z, C
	1 →/TO 1 →/PD	Description: Com	pare ACC and R by subtracting ACC from R with 2's
Status affected:	/TO, /PD		complement representation. The content of ACC and R is not
Description: Executing CLRWDT will reset			changed.
	WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO and	Cycle:	1
Cycle:	/PD will be set to 1.	Example:	CMPAR R before executing instruction:
Example:	CLRWDT before executing instruction: /TO=0 after executing instruction: /TO=1		R=0x34, ACC=12, Z=0, C=0. after executing instruction: R=0x34, ACC=12, Z=0, C=1.

DAA	Convert ACC Data Format from Hexadecimal to Decimal	DECRSZ	Decrease R, Skip if 0
Syntax:	DAA	Syntax:	DECRSZ R, d
Operand:		Operand:	0 ≤ R ≤ 127
Operation:	$ACC(hex) \rightarrow ACC(dec)$		d = 0, 1.
Status affected:	C	Operation:	$R - 1 \rightarrow dest,$
Description:	Convert ACC data format from		Skip if result = 0
	hexadecimal to decimal after	Status affected:	
	addition operation and restore result to ACC. DAA instruction must be placed immediately after addition operation if decimal format is required. Please note that interrupt should be disabled before addition instruction and enabled after DAA instruction to avoid unexpected result.		rease R first. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R. If result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1	Cycle:	1 or 2(skip)
Example:	DISI ADDAR R,d DAA ENI before executing instruction: ACC=0x28, R=0x25, d=0. after executing instruction: ACC=0x53, C=0.	Example:	DECRSZ R, d instruction2 instruction3 before executing instruction: R=0x1, d=1, Z=0. after executing instruction: R=0x0, Z=1, and instruction will skip instruction2 execution because the operation result is zero.

DECR	Decrease R	DISI	Disable Interrupt Globally
Syntax:	DECR R, d	Syntax:	DISI
Operand:	$0 \le R \le 127$	Operand:	
	d = 0, 1.	Operation:	Disable Interrupt, $0 \rightarrow GIE$
Operation:	R - 1 → dest	Status affected:	
Status affected:	Z	Description:	GIE is clear to 0 in order to disable
Description:	Decrease R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.		all interrupt requests.
		Cycle:	1
Cycles	a stored back to 11.	Example:	DISI
Cycle:			before executing instruction:
Example:	DECR R, d before executing instruction: R=0x01, d=1, Z=0. after executing instruction: R=0x00, Z=1.		GIE=1, After executing instruction: GIE=0.

ENI	Enable Interrupt Globally	INCR	Increase R
Syntax:	ENI	Syntax:	INCR R, d
Operand:		Operand:	$0 \leq R \leq 127$
Operation: Status affected:	Enable Interrupt, 1 →GIE	Operation: Status affected:	$d = 0, 1.$ $R + 1 \rightarrow dest.$ Z
Description: Cycle:	GIE is set to 1 in order to enable all interrupt requests.	Description:	Increase R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Example:	ENI before executing instruction: GIE=0, After executing instruction: GIE=1.	Cycle: Example:	INCR R, d before executing instruction: R=0xFF, d=1, Z=0. after executing instruction:
			R=0x00, Z=1.

GOTOA	Unconditional Branch	INCRSZ
Syntax:	GOTOA	Syntax:
Operand:		Operand:
Operation:	$\{TBHP, ACC\} \rightarrow PC$	
Status affected:		Operation:
Description:	GOTOA is an unconditional branch instruction. The content of TBHP[2:0] is loaded into PC[10:8] and ACC is loaded into PC[7:0].	Status affect Description:
Cycle:	2	
Example:	GOTOA before executing instruction: PC=A0. TBHP=0x02, ACC=0x34. after executing instruction: PC=0x234	Cycle: Example:

INCRSZ	Increase R, Skip if 0
Syntax:	INCRSZ R, d
Operand:	$0 \le R \le 127$ d = 0, 1.
Operation:	$R + 1 \rightarrow dest$, Skip if result = 0
Status affected:	
Description: Incre	is stored in ACC. If d is 1, the result is stored back to R. If result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1 or 2(skip)
Example:	INCRSZ R, d instruction2, instruction3. before executing instruction: R=0xFF, d=1, Z=0. after executing instruction: R=0x00, Z=1. And the program will skip instruction2 execution because the operation result is zero.

INT	Software Interrupt	IORIA	OR Immediate with ACC
Syntax:	INT	Syntax:	IORIA i
Operand:		Operand:	0 ≤ i < 255
Operation:	PC + 1 →Top of Stack, 001h →PC	Operation:	$ACC \mid i \rightarrow ACC$
O	00111 71 0	Status affected:	Z
Status affected:		Description:	OR ACC with 8-bit immediate data
Description: Soft	ware interrupt. First, return address (PC + 1) is pushed onto the Stack. The address 0x001 is loaded into PC[10:0].		i. The result is stored in ACC.
		Cycle:	1
		Example:	IORIA i
Cycle:	3		before executing instruction:
Example:	INT		i=0x50, ACC=0xAA, Z=0.
	before executing instruction: PC=address of INT code after executing instruction: PC=0x01		after executing instruction: ACC=0xFA, Z=0.

IORAR	OR ACC with R	IOST	Load F-page SFR from ACC
Syntax:	IORAR R, d	Syntax:	IOST F
Operand:	0 ≤ R ≤ 127	Operand:	5 ≤ F ≤ 15
	d = 0, 1.	Operation:	ACC →F-page SFR
Operation:	$ACC \mid R \rightarrow dest$	Status affected:	
Status affected:	Z	Description:	F-page SFR F is loaded by con
Description:	OR ACC with R. If d is 0, the result	Description.	of ACC.
	is stored in ACC. If d is 1, the result is stored back to R.	Cycle:	1
Cycle:	1	Example:	IOST F
Example:	IORAR R, d before executing instruction: R=0x50, ACC=0xAA, d=1, Z=0. after executing instruction: R=0xFA, ACC=0xAA, Z=0.		before executing instruction: F=0x55, ACC=0xAA. after executing instruction: F=0xAA, ACC=0xAA.

ded by content struction: ١A. uction: ٩A.

IOSTR	Move F-page SFR to ACC	LGOTO	Unconditional Branch
Syntax:	IOSTR F	Syntax:	LGOTO adr
Operand:	5 ≤ F ≤ 15	Operand:	$0 \le adr \le 2047$
Operation:	F-page SFR \rightarrow ACC	Operation:	adr \rightarrow PC[10:0].
Status affected:		Status affected:	
Description: Cycle: Example:	Move F-page SFR F to ACC. 1 IOSTR F	Description: Cycle:	LGOTO is an unconditional branch instruction. The 11-bit immediate address adr is loaded into PC[10:0].
	before executing instruction: F=0x55, ACC=0xAA. after executing instruction: F=0x55, ACC=0x55.	Example:	LGOTO Level before executing instruction: PC=A0. after executing instruction: PC=address of Level.

LCALL	Call Subroutine
Syntax:	LCALL adr
Operand:	$0 \le adr \le 2047$
Operation:	$PC + 1 \rightarrow Top of Stack,$ adr $\rightarrow PC[10:0]$
Status affected:	
Description: The	return address (PC + 1) is pushed onto top of Stack. The 11-bit immediate address adr is loaded into PC[10:0].
Cycle:	2
Example:	before executing instruction: PC=A0. Stack level=1 after executing instruction: PC=address of SUB, Stack[1]= A0+1, Stack pointer =2.

MOVAR	Move ACC to R
Syntax:	MOVAR R
Operand:	$0 \le R \le 127$
Operation:	$ACC \rightarrow R$
Status affected:	
Description:	Move content of ACC to R.
Cycle:	1
Example:	MOVAR R before executing instruction: R=0x55, ACC=0xAA. after executing instruction: R=0xAA, ACC=0xAA.

MOVIA	Move Immediate to ACC	NOP	No Operation
Syntax:	MOVIA i	Syntax:	NOP
Operand:	0 ≤ i < 255	Operand:	
Operation:	i →ACC	Operation:	No operation.
Status affected:		Status affected:	
Description:	The content of ACC is loaded with	Description:	No operation.
	8-bit immediate data i.	Cycle:	1
Cycle:	1	Example:	NOP
Example:	MOVIA i before executing instruction: i=0x55, ACC=0xAA. after executing instruction: ACC=0x55.		before executing instruction: PC=A0 after executing instruction: PC=A0+1

MOVR	Move R to ACC or R	RETIE	Return from Interrupt and Enable Interrupt Globally
Syntax:	MOVR R, d	Syntax:	RETIE
Operand:	0 ≤ R ≤ 127	Operand:	
Operation:	d = 0, 1. R →dest	Operation:	Top of Stack \rightarrow PC 1 \rightarrow GIE
Status affected:	Z	Status affected:	
Description: The content of R is move to destination. If d is 0, destination is ACC. If d is 1, destination is R and it can be used to check whether R		Description:	The PC is loaded from top of Stack as return address and GIE is set to 1.
	is zero according to status flag Z	Cycle:	2
Cycle: Example:	after execution. 1 MOVR R, d before executing instruction: R=0x0, ACC=0xAA, Z=0, d=0. after executing instruction: R=0x0, ACC=0x00, Z=1.	Example:	RETIE before executing instruction: GIE=0, Stack level=2. after executing instruction: GIE=1, PC=Stack[2], Stack pointer=1.

RETIA	Return with Data in ACC
Syntax:	RETIA i
Operand:	$0 \le i < 255$
Operation:	$i \rightarrow ACC$, Top of Stack $\rightarrow PC$

Status affected: --

Description: ACC is loaded with 8-bit

immediate data i and PC is loaded from top of Stack as return address.

Cycle: 2

Example: RETIA i

before executing instruction:

Stack pointer =2. i=0x55,

ACC=0xÁA.

after executing instruction: PC=Stack[2], Stack pointer =1.

ACC=0x55.

RLR Rotate Left R Through C	arry
-----------------------------	------

Syntax: RLR R, d Operand: $0 \le R \le 127$ d = 0, 1.

Operation: $C \rightarrow dest[0], R[7] \rightarrow C$,

 $R[6:0] \rightarrow dest[7:1]$



Status affected: C

Description: The content of R is rotated one bit

to the left through flag Carry. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.

Cycle: 1

Example: RLR R, d

before executing instruction: R=0xA5, d=1, C=0. after executing instruction:

R=0x4A, C=1.

RET Return from Subroutine

Syntax:	RET
Operand:	
Operation:	Top of Stack \rightarrow PC
Status affected:	
Description:	PC is loaded from top of Stack as return address.
Cycle:	2

Example: RET

before executing instruction:

Stack level=2.


after executing instruction: PC=Stack[2], Stack level=1.

RRR	Rotate Right R Through Carry
nnn	notate night n illiough carry

Syntax:	RRR R, d
Operand:	0 ≤ R ≤ 127
	d = 0.1.

Operation: $C \rightarrow dest[7], R[7:1] \rightarrow dest[6:0],$

 $R[0] \rightarrow C$



Status affected: C

Description: The content of R is rotated one bit

to the right through flag Carry. If $\,$ d is 0, the result is placed in ACC. If $\,$ d is 1, the result is stored back to $\,$ R.

Cycle: 1

104

Example: RRR R, d

before executing instruction: R=0xA5, d=1, C=0.

after executing instruction:

R=0x52, C=1.

SBCAR	Subtract ACC and Carry from R	SBCIA	Subtract ACC and Carry from Immediate
Syntax:	SBCAR R, d	Syntax:	SBCIA i
Operand:	0 ≤ R ≤ 127	Operand:	$0 \le i < 255$ Operation:
•	d = 0, 1.		i + (~ACC) + C →dest
Operation:	R + (~ACC) + C →dest	Status affected:	Z, DC, C
Status affected:	Z, DC, C	Description: Sul	btract ACC and Carry from 8-bit
Description:	Subtract ACC and Carry from R with 2's complement representation. If d is 0, the result is		immediate data i with 2's complement representation. The result is placed in ACC.
	placed in ACC. If d is 1, the result is stored back to R.	Cycle:	1
Cyalay	4	Example:	SBCIA i
Cycle:			(a) before executing instruction: i=0x05, ACC=0x06, C=0,
Example:	SBCAR R, d (a) before executing instruction: R=0x05, ACC=0x06, d=1,		after executing instruction: ACC=0xFE, C=0. (-2)
	C=0, after executing instruction: R=0xFE, C=0. (-2)		(b) before executing instruction: i=0x05, ACC=0x06, C=1, after executing instruction:
	(b) before executing instruction:		ACC=0xFF, C=0. (-1)
	R=0x05, ACC=0x06, d=1, C=1,		(c) before executing instruction: i=0x06, ACC=0x05, C=0,
	after executing instruction: R=0xFF, C=0. (-1)		after executing instruction: ACC=0x00, C=1. (-0), Z=1.
	(c) before executing instruction: R=0x06, ACC=0x05, d=1, C=0, after executing instruction: R=0x00, C=1. (-0), Z=1.		(d) before executing instruction: i=0x06, ACC=0x05, C=1, after executing instruction: ACC=0x1, C=1. (+1)
	(d) before executing instruction: R=0x06, ACC=0x05, d=1, C=1,		
	after executing instruction: R=0x1, C=1. (+1)	SFUN	Load S-page SFR from ACC
		Syntax:	SFUN S

SFUN	Load S-page SFR from ACC
Syntax:	SFUN S
Operand:	$0 \le S \le 21$
Operation:	ACC →S-page SFR
Status affected: -	-
Description: S-pa	ge SFR S is loaded by content of ACC.
Cycle:	1
Example:	SFUN S before executing instruction: S=0x55, ACC=0xAA. after executing instruction: S=0xAA, ACC=0xAA.

SFUNR	Move S-page SFR to ACC	SUBAR	Subtract ACC from R
		Syntax:	SUBAR R, d
Syntax:	SFUNR S	Operand:	0 ≤ R ≤ 127
Operand:	$0 \le S \le 21$		d = 0, 1.
Operation:	S-page SFR \rightarrow ACC	Operation:	R – ACC →dest
Status affected:		Status affected:	Z, DC, C
Description: Cycle: Example:	Move S-page SFR S to ACC. 1 SFUNR S before executing instruction: S=0x55, ACC=0xAA. after executing instruction: S=0x55, ACC=0x55.	Description: Cycle: Example:	Subtract ACC from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R. 1 SBCAR R, d (a) before executing instruction: R=0x05, ACC=0x06, d=1, after executing instruction: R=0xFF, C=0. (-1) (b) before executing instruction: R=0x06, ACC=0x05, d=1, after executing instruction: R=0x01, C=1. (+1)

SLEEP	Enter Halt Mode	SUBIA	Subtract ACC from Immediate
Syntax:	SLEEP	Syntax:	SUBIA i
Operand:		Operand: Operation:	0 ≤ i < 255 i – ACC →ACC
Operation:	00h →WDT, 00h →WDT prescaler	Status affected:	Z, DC, C
	1 \rightarrow /TO 0 \rightarrow /PD	Description:	Subtract ACC from 8-bit immediate data i with 2's complement representation. The result is placed
Status affected:	/TO, /PD		in ACC.
Description:	WDT and Prescaler0 are clear to 0. /TO is set to 1 and /PD is clear	Cycle:	1
	to 0.	Example:	SUBIA i
Cycle: Example:	IC enter Halt mode. 1 SLEEP		(a) before executing instruction: i=0x05, ACC=0x06. after executing instruction: ACC=0xFF, C=0. (-1)
	before executing instruction: /PD=1, /TO=0. after executing instruction: /PD=0, /TO=1.		(b) before executing instruction: i=0x06, ACC=0x05, d=1, after executing instruction: ACC=0x01, C=1. (+1)

SWAPR	Swap High/Low Nibble in R	TOMD	Load ACC to T0MD
Syntax:	SWAPR R, d	Syntax:	TOMD
Operand:	0 ≤ R ≤ 127	Operand:	
	d = 0, 1.	Operation:	ACC →T0MD
Operation:	$R[3:0] \rightarrow dest[7:4].$	Status affected:	
	$R[7:4] \rightarrow dest[3:0]$	Description:	The content of T0MD is loaded by ACC.
Status affected:		0 1	,
Description: The	high nibble and low nibble of	Cycle:	1
	R is exchanged. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.	Example:	T0MD before executing instruction: T0MD=0x55, ACC=0xAA.
Cycle:	1		after executing instruction:
Example:	SWAPR R, d before executing instruction: R=0xA5, d=1. after executing instruction: R=0x5A.	ection:	T0MD=0xAA.

TABLEA	Read ROM data	T0MDR	Move T0MD to ACC
Syntax:	TABLEA	Syntax:	TOMDR
Operand:		Operand:	
Operation:	ROM data{ TBHP, ACC } [7:0]	Operation:	$TOMD \to ACC$
	 → ACC ROM data{TBHP, ACC} [13:8] → TBHD. 	Status affected:	
Status affected:		Description:	Move the content of T0MD to ACC.
		Cycle:	1
		Example:	T0MDR
Description: The 8 least significant bits of ROM pointed by {TBHP[2:0], ACC} is placed to ACC. The 6 most significant bits of ROM pointed by {TBHP[2:0], ACC} is placed to TBHD[5:0].		·	before executing instruction T0MD=0x55, ACC=0xAA. after executing instruction ACC=0x55.
Cycle:	2		
Example:	TABLEA before executing instruction: TBHP=0x02, CC=0x34. TBHD=0x01. ROM data[0x234]= 0x35AA after executing instruction: TBHD=0x35, ACC=0xAA.		

XORAR	Exclusive-OR ACC with R
Syntax:	XORAR R, d
Operand:	$0 \le R \le 127$ d = 0, 1.
Operation:	ACC ⊕R →dest
Status affected:	Z
Description:	Exclusive-OR ACC with R. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	XORAR R, d before executing instruction: R=0xA5, ACC=0xF0, d=1. after executing instruction: R=0x55.

XORIA	Exclusive-OR Immediate with ACC		
Syntax:	XORIA i		
Operand:	$0 \leq i < 255$		
Operation:	$ACC \oplus i \rightarrow ACC$		
Status affected:	Z		
Description:	Exclusive-OR ACC with 8-bit immediate data i. The result is stored in ACC.		
Cycle:	1		
Example:	XORIA i before executing instruction: i=0xA5, ACC=0xF0. after executing instruction: ACC=0x55.		

5. Configuration Words

Item	Name	Options
1	High Oscillator Frequency	1. I_HRC 2. E_HXT 3. E_XT
2	Low Oscillator Frequency	1. I_LRC 2. E_LXT
3	High IRC Frequency	1. 1MHz 2. 2MHz 3. 4MHz
	- riigii ii to rioquonoj	4. 8MHz 5. 16MHz 6. 20MHz
		1. $6MHz < F_{HOSC} \le 8MHz$ 2. $8MHz < F_{HOSC} \le 10MHz$ 3. $10MHz < F_{HOSC} \le 12MHz$ 4. $12MHz < F_{HOSC} \le 16MHz$
4	High Crystal Oscillator	5. $16MHz < F_{HOSC} \le 12IMHz$ 4. $12IMHz < F_{HOSC} \le 16IMHz$
5	Instruction Clock	2 oscillator period 2. 4 oscillator period
	WDT	Watchdog Enable (Software control)
6	WDT	2. Watchdog Disable (Always disable)
7	WDT Event	Watchdog Reset 2. Watchdog Interrupt
8	Timer0 Source	1. EX_CKI0 2. Low Oscillator (I_LRC/E_LXT)
9	PA.5	1. PA.5 is I/O 2. PA.5 is reset
10	PA.7	1. PA.7 is I/O 2. PA.7 is instruction clock output
11	IR Current	1. Normal=60mA (PB1) 2. Large=340mA (PA3)
12	Startup Time	1. 140us 2. 4.5ms 3. 18ms 4. 72ms 5. 288ms
13	WDT Time Base	1. 3.5ms 2. 15ms 3. 60ms 4. 250ms
14	Noise Filter (High_EFT)	1. Enable 2. Disable
15	LVR Setting	 Register Control Always On Register Control + Halt mode Off Operation mode On + Halt mode Off
16	LVR Voltage	1. 1.6V 2. 1.8V 3. 2.0V 4. 2.2V 5. 2.4V
	LVII Vollage	6. 2.7V 7. 3.0V 8. 3.3V 9. 3.6V 10. 4.2V
17	VDD Voltage	1. 3.0V 2. 4.5V 3. 5.0V
18	PA Pull-High Resistor	1. Weak 2. Strong
19	PB Pull-High Resistor	1. Weak 2. Strong
20	PC Pull-High Resistor	1. Weak 2. Strong
21	Sink current type	1. Normal 2. Large 3. Constant
22	Comparator Input pin select	1. Enable 2. Disable
23	Read Output Data	1. I/O Port 2. Register
24	E_LXT Backup Control	1. Auto Off 2. Register Off
25	EX_CKI0 to Inst. Clock	1. Sync 2. Async
26	Startup Clock	1. Fast (I_HRC/E_HXT/E_XT) 2. Slow (I_LRC/E_LXT)
27	Input High Voltage (V _{IH})	1. CMOS (0.7VDD) 2. TTL (0.5VDD)
28	Input Low Voltage (V _I L)	1. CMOS (0.3VDD) 2. TTL (0.2VDD)

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Symbol	Parameter	Rated Value	Unit
V _{DD} - V _{SS}	Supply voltage	-0.5 ~ +6.0	V
V _{IN}	Input voltage	V _{SS} -0.3V ~ V _{DD} +0.3	V
T _{OP}	Operating Temperature	-40 ~ +85	℃
T _{ST}	Storage Temperature	-40 ~ +125	℃

6.2 DC Characteristics

 $(All\ refer\ F_{INST} = F_{HOSC}/4,\ F_{HOSC} = 16MHz@I_HRC,\ WDT\ enabled,\ ambient\ temperature\ T_A = 25\,^{\circ}C\ unless\ otherwise\ specified.)$

Symbol	Parameter	V _{DD}	Min.	Тур.	Max.	Unit	Condition		
			3.0				F _{INST} =20MHz @ I_HRC/2		
			2.2		5.5	V	F _{INST} =20MHz @ I_HRC/4		
			2.7				F _{INST} =16MHz @ E_HXT/2		
			2.0				F _{INST} =16MHz @ E_HXT/4		
V_{DD}	Operating voltage		2.0				F _{INST} =8MHz @ I_HRC/4 & I_HRC/2		
VDD	Operating voltage		2.0			V	F _{INST} =8MHz @ E_HXT/4 & E_HXT/2		
			1.8				F _{INST} =4MHz @ I_HRC/4 & I_HRC/2		
			1.8				F _{INST} =4MHz @ E_XT/4 & E_XT/2		
			1.6				F _{INST} =32KHz @ I_LRC/4 & I_LRC/2		
			1.6				F _{INST} =32KHz @ E_LXT/4 & E_LXT/2		
		5V	4.0			V	RSTb (0.8 V _{DD})		
		3V	2.4			V	,		
.,	lance de la Carla considera con	5V	3.5			.,	All other I/O pins, EX_CKI0/1,		
V _{IH}	Input high voltage	3V	2.1			V	INT0/1/2 CMOS option (0.7 V _{DD})		
		5V	2.5			V	All other I/O pins, EX_CKI0/1		
		3V	1.5	V		V	TTL option (0.5 V _{DD})		
	Input low voltage	5V			1.0	V	RSTb (0.2 V _{DD})		
		3V			0.6	•	, ,		
.,		5V			1.5	.,	All other I/O pins, EX_CKI0/1,		
VIL		3V			0.9	V	INT0/1/2 CMOS option (0.3 V _{DD})		
		5V			1.0	V	All other I/O pins, EX_CKI0/1		
		3V			0.6	V	TTL option (0.2 V _{DD})		
Іон	Output high current	5V		30		mA	V _{OH} =4.0V		
IOH	Output high current	3V		17		ША	V _{OH} =2.0V		
I _{OL}	Output low current	5V		30		mA	V _{OL} =1.0V		
IOL	(Normal current)	3V		20		ША	VOL-1.0 V		
loL	Output low current (Large current)	5V		90		mA	V _{OL} =1.0V		
IOL		3V		60		ША	VOL-1.0 V		
l _{OL}	Output low current (Constant current)	Output low current		5V		19		mA	V _{OL} =1.0V
IOL		3V		18		IIIA	VOL-1.0 V		
I _{LIR}	IR sink current	5V		420		mA	V _{OL} =1.0V, Large IR		
LIN		3V		340		IIIA	Vol 1.0 V, Largo III		

Symbol	Parameter	V _{DD}	Min.	Тур.	Max.	Unit	Condition		
		Normal Mode							
		5V		2.9					
		3V		1.3		mA	FHOSC=20MHz @ I_HRC/2 & E_HXT/2		
		5V		2.3		^	5 00MH- Q L HDQ/4 0 5 HVT/4		
		3V		1.1		mA	F _{HOSC} =20MHz @ I_HRC/4 & E_HXT/4		
		5V		2.5		mA	F _{HOSC} =16MHz @ I_HRC/2 & E_HXT/2		
		3V		1.1		IIIA	FHOSC=TOWINZ @ I_HNC/Z & E_HX1/Z		
		5V		1.9		mA	F _{HOSC} =16MHz @ I_HRC/4 & E_HXT/4		
		3V		0.9		IIIA	1 HOSC=10101112 @ 1_11110/4 & L_11X1/4		
		5V		1.6		mA	F _{HOSC} =8MHz @ I_HRC/2 & E_HXT/2		
		3V		0.7		ША	1 HOSC=01VII 12 @ 1_111 10/2 & E_11X1/2		
		5V		1.3		mA	F _{HOSC} =8MHz @ I_HRC/4 & E_HXT/4		
		3V		0.5		ША	1 HOSC=51VII 12 @ 1_11110/4 & E_11X1/4		
		5V		1.2		mA	F _{HOSC} =4MHz @ I_HRC/2 & E_XT/2		
lop	Operating current	3V		0.4		ША	1 HOSC - 4WI 12 @ 1_11110/2 & 2_X1/2		
IOF	Operating current	5V		1.0		mA	F _{HOSC} =4MHz @ I_HRC/4 & E_XT/4		
		3V		0.3		1117 (111030-111112 @ 1_111071		
		5V		0.9		mA	F _{HOSC} =1MHz @ I_HRC/2 & E_XT/2		
		3V		0.4		1117 \			
		5V		0.8		mA	F _{HOSC} =1MHz @ I_HRC/4 & E_XT/4		
		3V		0.4					
						Slo	w Mode		
		5V		7.4		uA	F _{HOSC} disabled,		
		3V		3.1		uA	F _{LOSC} =32KHz @ I_LRC/2		
		5V		8.3		uA	F _{HOSC} disabled,		
		3V		3.4		uA	FLOSC=32KHz @ E_LXT/2		
		5V		5.6		uA	F _{HOSC} disabled,		
		3V		2.1		uA	F _{LOSC} =32KHz @ I_LRC/4		
		5V		6.2		uA	F _{HOSC} disabled,		
		3V		2.4		u, .	F _{LOSC} =32KHz @ E_LXT/4		
I _{SТВ}	Standby current	5V		3.6		uA	Standby mode, F _{HOSC} disabled,		
	·	3V		1.2			F _{LOSC} =32KHz @ I_LRC/4		
		5V			0.5	uA	Halt mode, WDT disabled.		
I _{HALT}	Halt current	3V			0.2				
	Tak samont	5V			5.0	uA	Halt mode, WDT enabled.		
		3V			2.0				
		5V		50		ΚΩ	Pull-High resistor (Without PA5)		
R _{PH}	Pull-High resistor	3V		90		ΚΩ			
		5V		80			Pull-High resistor (PA5)		
		3V		80					
R _{PL}	Pull-Low resistor	5V		50		ΚΩ	Pull-Low resistor		
		3V		90					

6.3 Comparator / LVD Characteristics

(V_{DD}=5V, V_{SS}=0V, T_A=25 °C unless otherwise specified.)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
V _{IVR}	Comparator input voltage range	0	-	5	٧	F _{HOSC} =1MHz
T _{ENO}	Comparator enable to output valid		20	1	ms	F _{HOSC} =1MHz
Ico	Operating current of comparator		250	1	uA	F _{HOSC} =1MHz, P2V mode
I _{LVD}	Operating current of LVD		300		uA	F _{HOSC} =1MHz, LVD=4.3V
E _{LVD}	LVD voltage error			3	%	F _{HOSC} =1MHz, LVD=4.3V


6.4 ADC Characteristics

(V_DD=5V, V_SS=0V, T_A=25 $^{\circ}\!\text{C}$ unless otherwise specified.)


Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
V _{REFH}	VREFH input voltage	2V		V_{DD}	٧	Ext. reference voltage
V_{REF4}	Int. 4V reference voltage, V _{DD} =5V	3.95	4	4.05	٧	
V_{REF3}	Int. 3V reference voltage, V _{DD} =5V	2.95	3	3.05	V	
V_{REF2}	Int. 2V reference voltage, V _{DD} =5V	1.95	2	2.05	V	
V_{REF}	Int. V _{DD} reference voltage, V _{DD} =5V		V_{DD}		V	
	Internal reference supply voltage	V _{REF} +0.5			V	Minimum supply voltage
	ADC analog input voltage	0		V_{REFH}	٧	
	ADC enable time	256		1	us	Ready to start convert after set ADENB="1".
I _{OP(ADC)}	ADC current consumption		0.3		mA	
ADCLK	ADC Clock Frequency			2M	Hz	
ADCYCLE	ADC Conversion Cycle Time	16			1/ADCLK	SHCLK=2 ADC clock
ADC _{sample}	ADC Sampling Rate			125	K/sec	V _{DD} =5V
DNL	Differential Nonlinearity	±1			LSB	
INL	Integral Nonlinearity	±2			LSB	V _{DD} =5.0V, AVREFH=5V, FADSMP=62.5K
NMC	No Missing Code	10	11	12	Bits	3

6.5 Characteristic Graph


6.5.1 Frequency vs. V_{DD} of I_HRC




6.5.2 Frequency vs. Temperature of I_HRC




6.5.3 Frequency vs. V_{DD} of I_LRC




6.5.4 Frequency vs. Temperature of I_LRC




6.5.5 Low Dropout Regulator vs. V_{DD}




6.5.6 Low Dropout Regulator vs. Temperature




6.5.7 Pull High Resistor vs. V_{DD}





6.5.8 Pull High Resistor vs. Temperature




6.5.9 V_{IH}/V_{IL} vs. V_{DD}









6.5.10 V_{IH}/V_{IL} vs. Temperature








6.6 Recommended Operating Voltage


Recommended Operating Voltage (Temperature range: -40 °C ~ +85 °C)

Frequency	Min. Voltage	Max. Voltage	LVR: default (25℃)	LVR: Recommended (-40°C ~ +85°C)
20M/2T	3.0V	5.5V	3.3V	3.6V
16M/2T	2.7V	5.5V	3.0V	3.3V
20M/4T	2.2V	5.5V	2.4V	2.7V
16M/4T	2.0V	5.5V	2.2V	2.4V
8M (2T or 4T)	2.0V	5.5V	2.2V	2.4V
≦ 6M (2T or	1.8V	5.5V	2.0V	2.2V
4T)				

6.7 LVR vs. Temperature




6.8 LVD vs. Temperature




7. Package Dimension

7.1 20-Pin Plastic SOP (300 mil)



7.2 20-Pin Plastic DIP (300 mil)



8. Ordering Information

P/N	Package Type	Pin Count	Package Width	Shipping
CY8B72AS20	SOP	20	300 mil	<u>Tube</u> : 35 pcs per Tube.
CY8B72AP20	PDIP	20	300 mil	Tube: 18 pcs per Tube.